전자부품 데이터시트 검색엔진 |
|
SM89S16R1 데이터시트(PDF) 10 Page - SyncMOS Technologies,Inc |
|
SM89S16R1 데이터시트(HTML) 10 Page - SyncMOS Technologies,Inc |
10 / 29 page SyncMOS Technologies International, Inc. SM89S16R1 8-Bits Micro-controller With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded Specifications subject to change without notice contact your sales representatives for the most recent information. Ver 2.1 SM89S16R1 08/2006 10 TA= -40℃ to +85℃ CL=100pF for Port0, ALE and /PSEN; CL=80pF for all other outputs unless otherwise specified. Symbol FIGURE PARAMETER MIN MAX UNIT External Clock drive into XTAL1 tCLK 4 Xtal1 Period 40(1) - ns tCLKH 4 Xtal1 HIGH time 20 - ns tCLKL 4 Xtal1 LOW time 20 - ns tCLKR 4 XTAL1 rise time - 10 ns tLLIV 4 XTAL1 fall time - 10 ns tCYC 4 Controller cycle time = tCLK / 4 3.33 - Ns NOTES: 1. Operating at 25MHz. Symbol FIGURE PARAMETER MIN MAX UNIT Program Memory 1/tCLK 7 System clock frequency 3.0 25 MHz tLHLL 7 ALE pulse width 2tCLK-40 ns tAVLL 7 Address valid to ALE low tCLK-40 ns tLLAX 7 Address hold after ALE low tCLK-30 ns tLLIV 7 ALE LOW to valid instruction in 4tCLK-100 ns tLLPL 7 ALE LOW to /PSEN LOW tCLK-30 ns tPLPH 7 /PSEN pulse width 3tCLK-45 ns tPLIV 7 /PSEN LOW to valid instruction in 3tCLK-105 ns tPXIX 7 Input instruction hold after /PSEN 0 ns tPXIZ 7 Input instruction float after /PSEN tCLK -25 ns tAVIV 7 Address to valid instruction in 5tCLK-105 ns tPLAZ 7 /PSEN low to address float 10 ns Data Memory tAVLL 8,9 Address valid to ALE LOW tCLK-40 ns tLLAX 8,9 Address hold after ALE LOW tCLK-35 ns tRLRH 8 /RD pulse width 6tCLK-100 ns tWLWH 9 /WR pulse width 6tCLK-100 ns tRLDV 8 /RD LOW to valid data in 5tCLK-165 ns tRHDX 8 Data hold after /RD 0 ns tRHDZ 8 Data float after /RD 2tCLK-70 ns tLLDV 8 ALE LOW to valid data in 8tCLK-150 ns tAVDV 8 Address to valid data in 9tCLK-165 ns tLLWL 8,9 ALE LOW to /RD or /WR LOW 3tCLK-50 3tCLK+50 ns tAVWL 8,9 Address valid to /WR or /RD LOW 4tCLK-130 ns tQVWX 9 Data valid to /WR transition tCLK-50 ns tQVWH 9 Data before /WR 7tCLK-150 ns tWHQX 9 Data hold after /WR tCLK-50 ns tRLAZ 8 /RD LOW to address float 0 ns tWHLH 8,9 /RD or /WR HIGH to ALE HIGH tCLK-40 tCLK+40 ns UART tXLXL 10 Serial port clock time 12tCLK ns tQVXH 10 Output data setup to clock rising edge 10tCLK-133 ns tXHQX 10 Output data hold after clock rising edge 2tCLK-117 ns tXHDX 10 Input data hold after clock rising edge 0 ns tXHDV 10 Clock rising edge to input data valid 10tCLK-133 ns |
유사한 부품 번호 - SM89S16R1 |
|
유사한 설명 - SM89S16R1 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |