์ „์ž๋ถ€ํ’ˆ ๋ฐ์ดํ„ฐ์‹œํŠธ ๊ฒ€์ƒ‰์—”์ง„
  Korean  โ–ผ

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

SN74AHC594 ๋ฐ์ดํ„ฐ์‹œํŠธ(HTML) 6 Page - Texas Instruments

Click here to check the latest version.
๋ถ€ํ’ˆ๋ช… SN74AHC594
์ƒ์„ธ๋‚ด์šฉ  8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS
Download  18 Pages
Scroll/Zoom Zoom In 100% Zoom Out
์ œ์กฐ์‚ฌ  TI [Texas Instruments]
ํ™ˆํŽ˜์ด์ง€  http://www.ti.com
Logo 

SN74AHC594 ๋ฐ์ดํ„ฐ์‹œํŠธ(HTML) 6 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
/ 18 page
 6 / 18 page
background image
SN54AHCT594, SN74AHCT594
8BIT SHIFT REGISTERS
WITH OUTPUT REGISTERS
SCLS417H โˆ’ JUNE 1998 โˆ’ REVISED SEPTEMBER 2003
6
POST OFFICE BOX 655303
โ€ข DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25ยฐC
SN54AHCT594
SN74AHCT594
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
MIN
MAX
MIN
MAX
UNIT
VOH
IOH = โˆ’50 mA
4.5 V
4.4
4.5
4.4
4.4
V
VOH
IOH = โˆ’8 mA
4.5 V
3.94
3.8
3.8
V
VOL
IOL = 50 mA
4.5 V
0.1
0.1
0.1
V
VOL
IOL = 8 mA
4.5 V
0.36
0.44
0.44
V
II
VI = 5.5 V or GND
0 V to 5.5 V
ยฑ0.1
ยฑ1*
ยฑ1
mA
ICC
VI = VCC or GND,
IO = 0
5.5 V
2
20
20
mA
โˆ†ICCโ€ 
One input at 3.4 V,
Other inputs at VCC or GND
5.5 V
2
2.2
2.2
mA
Ci
VI = VCC or GND
5 V
2
10
10
pF
* On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.
โ€  This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or VCC.
timing requirements over recommended operating free-air temperature range,
VCC = 5 V ยฑ 0.5 V (unless otherwise noted) (see Figure 1)
TA = 25ยฐC
SN54AHCT594
SN74AHCT594
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
tw
Pulse duration
RCLK or SRCLK high or low
5
5.5
5.5
ns
tw
Pulse duration
RCLR or SRCLR low
5.2
5.5
5.5
ns
SER before SRCLK
โ†‘
3
3
3
SRCLK
โ†‘ before RCLKโ†‘โ€ก
5
5
5
tsu
Setup time
SRCLR low before RCLK
โ†‘
5
5
5
ns
tsu
Setup time
SRCLR high (inactive) before SRCLK
โ†‘
2.9
3.3
3.3
ns
RCLR high (inactive) before RCLK
โ†‘
3.4
3.8
3.8
th
Hold time
SER after SRCLK
โ†‘
2
2
2
ns
โ€ก This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift
register is one clock pulse ahead of the storage register.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 


๋ฐ์ดํ„ฐ์‹œํŠธ Download




๋งํฌ URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET ๊ฐ€ ๊ท€ํ•˜์— ๋„์›€์ด ๋˜์…จ๋‚˜์š”?  [ DONATE ]  

Alldatasheet๋Š”?   |   ๊ด‘๊ณ ๋ฌธ์˜    |   ์šด์˜์ž์—๊ฒŒ ์—ฐ๋ฝํ•˜๊ธฐ   |   ๊ฐœ์ธ์ •๋ณด์ทจ๊ธ‰๋ฐฉ์นจ   |   ์ฆ๊ฒจ์ฐพ๊ธฐ   |   ๋งํฌ๊ตํ™˜   |   ์ œ์กฐ์‚ฌ๋ณ„ ๊ฒ€์ƒ‰
All Rights Reservedยฉ Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn