전자부품 데이터시트 검색엔진 |
|
SL2309ZC-1H 데이터시트(PDF) 1 Page - SpectraLinear Inc |
|
SL2309ZC-1H 데이터시트(HTML) 1 Page - SpectraLinear Inc |
1 / 12 page Rev 1.1, May 29, 2007 Page 1 of 12 2200 Laurelwood Road, Santa Clara, CA 95054 Tel: (408) 855-0555 Fax: (408) 855-0550 www.SpectraLinear.com SL2309 Low Jitter and Skew 10 to 140 MHz Zero Delay Buffer (ZDB) Key Features 10 to 140 MHz operating frequency range Low output clock skew: 50ps-typ Low output clock jitter: 50 ps-typ cycle-to-cycle jitter Low part-to-part output skew: 150 ps-typ 3.3 V power supply range Low power dissipation: 28 mA-max at 66 MHz 44 mA –max at 140 MHz One input drives 9 outputs organized as 4+4+1 Select mode to bypass PLL or tri-state outputs SpreadThru™ PLL that allows use of SSCG Standard and High-Drive options Available in 16-pin SOIC and TSSOP packages Available in Commercial and Industrial grades Applications Printers and MFPs Digital Copiers PCs and Work Stations DTV Routers, Switchers and Servers Digital Embeded Systems Description The SL2309 is a low skew, low jitter and low power Zero Delay Buffer (ZDB) designed to produce up to nine (9) clock outputs from one (1) reference input clock, for high speed clock distribution applications. The product has an on-chip PLL which locks to the input clock at CLKIN and receives its feedback internally from the CLKOUT pin. The SL2309 has two (2) clock driver banks each with four (4) clock outputs. These outputs are controlled by two (2) select input pins S1 and S2. When only four (4) outputs are needed, four (4) bank-B output clock buffers can be tri- stated to reduce power dissipation and jitter. The select inputs can also be used to tri-state both banks A and B or drive them directly from the input bypassing the PLL and making the product behave like a Non-Zero Delay Buffer (NZDB). The high-drive (-1H) version operates up to 140MHz and low drive (-1) version operates up to 100MHz at 3.3V. Benefits Up to nine (9) distribution of input clock Standard and High-Dirive levels to control impedance level, frequency range and EMI Low power dissipation, jitter and skew Low cost Block Diagram Low Pow er and Low Jitter PLL MU X Input Selection D ecoding Logic VD D GN D 2 2 S2 S1 CLK IN C LKO UT CLK A 1 CLK A 2 C LKA3 CLKA4 CLKB1 C LKB2 C LKB3 C LKB4 |
유사한 부품 번호 - SL2309ZC-1H |
|
유사한 설명 - SL2309ZC-1H |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |