전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN74ABT18504PMR 데이터시트(PDF) 7 Page - Texas Instruments

부품명 SN74ABT18504PMR
상세설명  SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

SN74ABT18504PMR 데이터시트(HTML) 7 Page - Texas Instruments

Back Button SN74ABT18504PMR Datasheet HTML 3Page - Texas Instruments SN74ABT18504PMR Datasheet HTML 4Page - Texas Instruments SN74ABT18504PMR Datasheet HTML 5Page - Texas Instruments SN74ABT18504PMR Datasheet HTML 6Page - Texas Instruments SN74ABT18504PMR Datasheet HTML 7Page - Texas Instruments SN74ABT18504PMR Datasheet HTML 8Page - Texas Instruments SN74ABT18504PMR Datasheet HTML 9Page - Texas Instruments SN74ABT18504PMR Datasheet HTML 10Page - Texas Instruments SN74ABT18504PMR Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 34 page
background image
SN54ABT18504, SN74ABT18504
SCAN TEST DEVICES WITH
20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS108B – AUGUST 1992 – REVISED JUNE 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
7
state diagram description
The test access port (TAP) controller is a synchronous finite state machine that provides test control signals
throughout the device. The state diagram is illustrated in Figure 1 and is in accordance with IEEE Standard
1149.1-1990. The TAP controller proceeds through its states based on the level of TMS at the rising edge of
TCK.
As illustrated, the TAP controller consists of sixteen states. There are six stable states (indicated by a looping
arrow in the state diagram) and ten unstable states. A stable state is defined as a state the TAP controller can
retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.
There are two main paths though the state diagram: one to access and control the selected data register and
one to access and control the instruction register. Only one register can be accessed at a time.
Test-Logic-Reset
The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset
and is disabled so that the normal logic function of the device is performed. The instruction register is reset to
an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data
registers may also be reset to their power-up values.
The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more
than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left
unconnected or if a board defect causes it to be open circuited.
For the
′ABT18504, the instruction register is reset to the binary value 10000001, which selects the IDCODE
instruction. Each bit in the boundary-scan register is reset to logic 0 except bits 87 – 86, which are reset to logic 1.
The boundary-control register is reset to the binary value 00000000000000000000010, which selects the PSA
test operation with no input masking.
Run-Test/Idle
The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test
operations. The Run-Test/Idle state can also be entered following data register or instruction register scans.
Run-Test/Idle is provided as a stable state in which the test logic may be actively running a test or can be idle.
The test operations selected by the boundary-control register are performed while the TAP controller is in the
Run-Test/Idle state.
Select-DR-Scan, Select-lR-Scan
No specific function is performed in the Select-DR-Scan and Select-lR-Scan states, and the TAP controller exits
either of these states on the next TCK cycle. These states are provided to allow the selection of either data
register scan or instruction register scan.
Capture-DR
When a data register scan is selected, the TAP controller must pass through the Capture-DR state. In the
Capture-DR state, the selected data register can capture a data value as specified by the current instruction.
Such capture operations occur on the rising edge of TCK upon which the TAP controller exits the Capture-DR
state.


유사한 부품 번호 - SN74ABT18504PMR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74ABT18504PM TI-SN74ABT18504PM Datasheet
450Kb / 30P
[Old version datasheet]   SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
More results

유사한 설명 - SN74ABT18504PMR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN54ABTH18504A TI-SN54ABTH18504A_08 Datasheet
763Kb / 39P
[Old version datasheet]   SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SN54ABTH18504A TI-SN54ABTH18504A Datasheet
547Kb / 35P
[Old version datasheet]   SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SN54ABT18504 TI-SN54ABT18504 Datasheet
450Kb / 30P
[Old version datasheet]   SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SN54ABTH18502A TI-SN54ABTH18502A_08 Datasheet
832Kb / 42P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN54ABTH18502A TI-SN54ABTH18502A Datasheet
549Kb / 37P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN54ABTH18502A TI-SN54ABTH18502A_07 Datasheet
802Kb / 42P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN54LVTH18504A TI1-SN54LVTH18504A_12 Datasheet
881Kb / 38P
[Old version datasheet]   3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SN54LVTH18504A TI-SN54LVTH18504A Datasheet
544Kb / 35P
[Old version datasheet]   3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SN54LVTH18514 TI-SN54LVTH18514 Datasheet
548Kb / 34P
[Old version datasheet]   3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SN54LVTH18514 TI1-SN54LVTH18514_17 Datasheet
584Kb / 38P
[Old version datasheet]   3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com