전자부품 데이터시트 검색엔진 |
|
ST5080A 데이터시트(PDF) 9 Page - STMicroelectronics |
|
ST5080A 데이터시트(HTML) 9 Page - STMicroelectronics |
9 / 32 page output shifts data out from the voice data register on the rising edges of MCLK. Serial voice data is shifted into DR input during the same time slot on the falling edges of MCLK. DX is in the high impedance Tristate condition when in the non selected time slots. Control Interface: Control information or data is written into or read- back from PIAFE via the serial control port con- sisting of control clock CCLK, serial data input CI and output CO, and Chip Select input, CS-. All control instructions require 2 bytes as listed in Ta- ble 1, with the exception of a single byte power- up/down command. To shift control data into ST5080A, CCLK must be pulsed high 8 times while CS- is low. Data on CI input is shifted into the serial input register on the rising edge of each CCLK pulse. After all data is shifted in, the content of the input shift register is decoded, and may indicate that a 2nd byte of control data will follow. This second byte may either be defined by a second byte-wide CS- pulse or may follow the first contiguously, i.e. it is not mandatory for CS- to return high in between the first and second control bytes. At the end of Figure 2: GCI Interface Frame Structure Figure 1: Digital Interface Format ST5080A 9/32 |
유사한 부품 번호 - ST5080A |
|
유사한 설명 - ST5080A |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |