전자부품 데이터시트 검색엔진 |
|
LFXP6C-4FN256C 데이터시트(PDF) 11 Page - Lattice Semiconductor |
|
LFXP6C-4FN256C 데이터시트(HTML) 11 Page - Lattice Semiconductor |
11 / 130 page 2-8 Architecture Lattice Semiconductor LatticeXP Family Data Sheet Figure 2-6. Secondary Clock Sources Clock Routing The clock routing structure in LatticeXP devices consists of four Primary Clock lines and a Secondary Clock net- work per quadrant. The primary clocks are generated from MUXs located in each quadrant. Figure 2-7 shows this clock routing. The four secondary clocks are generated from MUXs located in each quadrant as shown in Figure 2- 8. Each slice derives its clock from the primary clock lines, secondary clock lines and routing as shown in Figure 2- 9. Figure 2-7. Per Quadrant Primary Clock Selection 20 Secondary Clock Sources To Quadrant Clock Selection From Routing From Routing Clock Input Clock Input From Routing From Routing From Routing From Routing From Routing From Routing From Routing From Routing From Routing Clock Input Clock Input From Routing From Routing From Routing From Routing From Routing 4 Primary Clocks (CLK0, CLK1, CLK2, CLK3) per Quadrant 20 Primary Clock Sources: 12 PLLs + 4 PIOs + 4 Routing1 DCS2 DCS2 1. Smaller devices have fewer PLL related lines. 2. Dynamic clock select. |
유사한 부품 번호 - LFXP6C-4FN256C |
|
유사한 설명 - LFXP6C-4FN256C |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |