전자부품 데이터시트 검색엔진 |
|
CS5566-ISZ 데이터시트(PDF) 10 Page - Cirrus Logic |
|
CS5566-ISZ 데이터시트(HTML) 10 Page - Cirrus Logic |
10 / 30 page CS5566 10 DS806PP1 3/25/08 DIGITAL CHARACTERISTICS TA = TMIN to TMAX; VL = 3.3V, ±5% or VL = 2.5V, ±5% or 1.8V, ±5%; VLR = 0V DIGITAL FILTER CHARACTERISTICS TA = TMIN to TMAX; VL = 3.3V, ±5% or VL = 2.5V, ±5% or 1.8V, ±5%; VLR = 0V 16. See Figure 4 to understand conversion timing. The 160 MCLK group delay occurs during the 354 MCLK high-power period of a conversion cycle. See Section 3.2 Power Consumption for more detail. Parameter Symbol Min Typ Max Unit Input Leakage Current Iin -- 2 µA Digital Input Pin Capacitance Cin -3 - pF Digital Output Pin Capacitance Cout -3 - pF MCLK SCLK(i) SDO CS RDY LSB MSB t19 t18 t20 t17 t15 t21 Figure 5. SEC Mode - Discontinuous SCLK Read Timing (Not to Scale) Parameter Symbol Min Typ Max Unit Group Delay (Note 16) - - 160 - MCLKs |
유사한 부품 번호 - CS5566-ISZ |
|
유사한 설명 - CS5566-ISZ |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |