전자부품 데이터시트 검색엔진 |
|
UC3842D 데이터시트(PDF) 7 Page - STMicroelectronics |
|
UC3842D 데이터시트(HTML) 7 Page - STMicroelectronics |
7 / 11 page Figure 9 : Open Loop Test Circuit. High peak currents associatedwith capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 5 in a single point ground. The transistor and 5K Ω potentiometerareusedtosampletheoscillator waveform and apply an adjustable ramp to pin 3. Figure 10 : Shutdown Techniques. Shutdown of the UC2842 can be accomplished by two methods; either raise pin 3 above 1V or pull pin 1 below a voltage two diode drops above ground. Either method cause the output of the PWM com- parator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shut- down conditionat pins 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplishedby addingan SCR which will be reset by cycling Vi belowthe lower UVLOthreshold.At this point the referenceturns off, allowing the SCR to re- set. UC2842/3/4/5-UC3842/3/4/5 7/11 |
유사한 부품 번호 - UC3842D |
|
유사한 설명 - UC3842D |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |