전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74ACT11074 데이터시트(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
부품명 74ACT11074
상세설명  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
Download  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

74ACT11074 데이터시트(HTML) 3 Page - Texas Instruments

  74ACT11074 Datasheet HTML 1Page - Texas Instruments 74ACT11074 Datasheet HTML 2Page - Texas Instruments 74ACT11074 Datasheet HTML 3Page - Texas Instruments 74ACT11074 Datasheet HTML 4Page - Texas Instruments 74ACT11074 Datasheet HTML 5Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 3 / 5 page
background image
74ACT11074
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH CLEAR AND PRESET
SCAS498A – DECEMBER 1986 – REVISED APRIL 1996
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25°C
MIN
MAX
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
MIN
MAX
UNIT
IOH =50 mA
4.5 V
4.4
4.4
IOH = –50 mA
5.5 V
5.4
5.4
VOH
IOH =24 mA
4.5 V
3.94
3.8
V
IOH = –24 mA
5.5 V
4.94
4.8
IOH = –75 mA†
5.5 V
3.85
IOL =50 mA
4.5 V
0.1
0.1
IOL = 50 mA
5.5 V
0.1
0.1
VOL
IOL =24mA
4.5 V
0.36
0.44
V
IOL = 24 mA
5.5 V
0.36
0.44
IOL = 75 mA†
5.5 V
1.65
II
VI = VCC or GND
5.5 V
±0.1
±1
mA
ICC
VI = VCC or GND,
IO = 0
5.5 V
4
40
mA
DICC‡
One input at 3.4 V,
Other inputs at GND or VCC
5.5 V
0.9
1
mA
Ci
VI = VCC or GND
5 V
3.5
pF
† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.
timing requirements over recommended ranges of supply voltage and free-air temperature (unless
otherwise noted) (see Figure 1)
TA = 25°C
MIN
MAX
UNIT
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency
0
100
0
100
MHz
t
Pulse duration
PRE or CLR low
5
5
ns
tw
Pulse duration
CLK low or high
5
5
ns
t
Set p time before CLK
Data high or low
4.5
4.5
ns
tsu
Setup time before CLK
PRE or CLR inactive
2
2
ns
th
Hold time after CLK
0
0
ns
switching characteristics over recommended ranges of supply voltage and free-air temperature
(unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25°C
MIN
MAX
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
UNIT
fmax
100
125
100
MHz
tPLH
PRE or CLR
QorQ
1.5
5.7
8.9
1.5
9.6
ns
tPHL
PRE or CLR
Q or Q
1.5
6.6
11.3
1.5
12.5
ns
tPLH
CLK
QorQ
1.5
6
8.5
1.5
9.4
ns
tPHL
CLK
Q or Q
1.5
5.7
8
1.5
8.8
ns
operating characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
TYP
UNIT
Cpd
Power dissipation capacitance per flip-flop
CL = 50 pF,
f = 1 MHz
30
pF


유사한 부품 번호 - 74ACT11074

제조업체부품명데이터시트상세설명
logo
Texas Instruments
74ACT11074 TI1-74ACT11074 Datasheet
888Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074D TI1-74ACT11074D Datasheet
888Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074DB TI1-74ACT11074DB Datasheet
888Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074DBLE TI1-74ACT11074DBLE Datasheet
888Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074DBR TI1-74ACT11074DBR Datasheet
888Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results

유사한 설명 - 74ACT11074

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74HC74-Q1 TI1-SN74HC74-Q1_15 Datasheet
828Kb / 14P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74HC74-EP TI1-SN74HC74-EP Datasheet
600Kb / 12P
[Old version datasheet]   DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74AHCT74-EP TI1-SN74AHCT74-EP Datasheet
434Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74AC11074 TI-74AC11074 Datasheet
92Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
REVISED APRIL 1996
logo
Fairchild Semiconductor
DM74AS74 FAIRCHILD-DM74AS74 Datasheet
69Kb / 7P
   Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear
logo
Texas Instruments
SN74LVC74 TI-SN74LVC74 Datasheet
84Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-EP TI1-SN74LVC74A-EP Datasheet
550Kb / 13P
[Old version datasheet]   DUAL POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-Q1 TI1-SN74LVC74A-Q1 Datasheet
222Kb / 11P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ACT74-EP TI1-SN74ACT74-EP Datasheet
285Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ALVC74 TI-SN74ALVC74 Datasheet
127Kb / 8P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com