전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SMJ4C1024 데이터시트(PDF) 4 Page - Texas Instruments

부품명 SMJ4C1024
상세설명  1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

SMJ4C1024 데이터시트(HTML) 4 Page - Texas Instruments

  SMJ4C1024 Datasheet HTML 1Page - Texas Instruments SMJ4C1024 Datasheet HTML 2Page - Texas Instruments SMJ4C1024 Datasheet HTML 3Page - Texas Instruments SMJ4C1024 Datasheet HTML 4Page - Texas Instruments SMJ4C1024 Datasheet HTML 5Page - Texas Instruments SMJ4C1024 Datasheet HTML 6Page - Texas Instruments SMJ4C1024 Datasheet HTML 7Page - Texas Instruments SMJ4C1024 Datasheet HTML 8Page - Texas Instruments SMJ4C1024 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 27 page
background image
SMJ4C1024
1048576 BY 1-BIT
DYNAMIC RANDOM-ACCESS MEMORY
SGMS023E – DECEMBER 1988 – REVISED MARCH 1996
4
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
functional block diagram
RAS
CAS
W
Timing and Control
Row
Address
Buffers
(10)
Column
Address
Buffers
(10)
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
256K
Array
Row
Decode
256K
Array
Sense Amplifiers
Sense Amplifiers
256K
Array
Row
Decode
256K
Array
Column Decode
I/O
Buffers
1 of 8
Selection
Data In
Reg.
Data
Out Reg.
D
Q
operation
enhanced page mode
Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting
random column addresses. The time for row-address setup and hold and for address multiplexing is eliminated.
The maximum number of columns that can be accessed is determined by the maximum RAS low time and the
CAS page-cycle time used. With minimum CAS page-cycle time, all 1 024 columns specified by column
addresses A0 through A9 can be accessed without intervening RAS cycles.
Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling
edge of RAS. The buffers act as transparent or flow-through latches while CAS is high. The falling edge of CAS
latches the column addresses. This feature lets the SMJ4C1024 operate at a higher data bandwidth than
conventional page-mode parts, since data retrieval begins as soon as the column address is valid rather than
when CAS goes low. This performance improvement is referred to as enhanced page mode. A valid column
address can be presented immediately after the row-address hold time has been satisfied, usually well in
advance of the falling edge of CAS. In this case, data is obtained after ta(C) maximum (access time from CAS
low) if ta(CA) maximum (access time from column address) has been satisfied. If the column addresses for the
next page cycle are valid at the same time CAS goes high, access time for the next cycle is determined by the
later occurrence of ta(CA) or ta(CP) (access time from rising edge of CAS).
address (A0 – A9)
Twenty address bits are required to decode one of 1 048 576 storage cell locations. Ten row-address bits are
set up on inputs A0 through A9 and latched onto the chip by RAS. The ten column-address bits are set up on
pins A0 through A9 and latched onto the chip by CAS. All addresses must be stable on or before the falling edges


유사한 부품 번호 - SMJ4C1024

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SMJ416160 TI-SMJ416160 Datasheet
364Kb / 24P
[Old version datasheet]   1048576 BY 16-BIT DYNAMIC RANDOM-ACCESS MEMORIES
SMJ416400 TI-SMJ416400 Datasheet
345Kb / 22P
[Old version datasheet]   4194304 BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY
SMJ418160 TI-SMJ418160 Datasheet
364Kb / 24P
[Old version datasheet]   1048576 BY 16-BIT DYNAMIC RANDOM-ACCESS MEMORIES
SMJ4256 TI-SMJ4256 Datasheet
947Kb / 19P
[Old version datasheet]   262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY
SMJ4256FV TI-SMJ4256FV Datasheet
947Kb / 19P
[Old version datasheet]   262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY
More results

유사한 설명 - SMJ4C1024

제조업체부품명데이터시트상세설명
logo
Texas Instruments
TMS418160A TI-TMS418160A Datasheet
355Kb / 24P
[Old version datasheet]   1048576 BY 16-BIT DYNAMIC RANDOM-ACCESS MEMORY
TMS44409 TI-TMS44409 Datasheet
413Kb / 26P
[Old version datasheet]   1048576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY
TMS626812 TI-TMS626812 Datasheet
565Kb / 40P
[Old version datasheet]   1048576 BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SMJ416160 TI-SMJ416160 Datasheet
364Kb / 24P
[Old version datasheet]   1048576 BY 16-BIT DYNAMIC RANDOM-ACCESS MEMORIES
TMS44400_1998 TI1-TMS44400_1998 Datasheet
456Kb / 25P
[Old version datasheet]   1048576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES
TMS44400 TI-TMS44400 Datasheet
657Kb / 25P
[Old version datasheet]   1048576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES
logo
Hitachi Semiconductor
HM5118165A HITACHI-HM5118165A Datasheet
1Mb / 27P
   1048576-word x 16-bit Dynamic Random Access Memory
HM5118165B HITACHI-HM5118165B Datasheet
1Mb / 31P
   1048576-word x 16-bit Dynamic Random Access Memory
HM5118160B HITACHI-HM5118160B Datasheet
1Mb / 27P
   1048576-word x 16-bit Dynamic Random Access Memory
logo
Texas Instruments
SMJ44C256 TI-SMJ44C256 Datasheet
330Kb / 21P
[Old version datasheet]   262144 BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com