์ „์ž๋ถ€ํ’ˆ ๋ฐ์ดํ„ฐ์‹œํŠธ ๊ฒ€์ƒ‰์—”์ง„
  Korean  โ–ผ

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

SN74AHC595D ๋ฐ์ดํ„ฐ์‹œํŠธ(HTML) 6 Page - Texas Instruments

Click here to check the latest version.
๋ถ€ํ’ˆ๋ช… SN74AHC595D
์ƒ์„ธ๋‚ด์šฉ  8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
Download  17 Pages
Scroll/Zoom Zoom In 100% Zoom Out
์ œ์กฐ์‚ฌ  TI [Texas Instruments]
ํ™ˆํŽ˜์ด์ง€  http://www.ti.com
Logo 

SN74AHC595D ๋ฐ์ดํ„ฐ์‹œํŠธ(HTML) 6 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
/ 17 page
 6 / 17 page
background image
SN54AHC595, SN74AHC595
8BIT SHIFT REGISTERS
WITH 3STATE OUTPUT REGISTERS
SCLS373I โˆ’ MAY 1997 โˆ’ REVISED JUNE 2004
6
POST OFFICE BOX 655303
โ€ข DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25ยฐC
SN54AHC595
SN74AHC595
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
MIN
MAX
MIN
MAX
UNIT
2 V
1.9
2
1.9
1.9
IOH = โˆ’50 mA
3 V
2.9
3
2.9
2.9
VOH
IOH = โˆ’50 mA
4.5 V
4.4
4.5
4.4
4.4
V
VOH
IOH = โˆ’4 mA
3 V
2.58
2.48
2.48
V
IOH = โˆ’8 mA
4.5 V
3.94
3.8
3.8
2 V
0.1
0.1
0.1
IOL = 50 mA
3 V
0.1
0.1
0.1
VOL
IOL = 50 mA
4.5 V
0.1
0.1
0.1
V
VOL
IOL = 4 mA
3 V
0.36
0.5
0.44
V
IOL = 8 mA
4.5 V
0.36
0.5
0.44
II
VI = 5.5 V or GND
0 V to 5.5 V
ยฑ0.1
ยฑ1*
ยฑ1
mA
IOZ
VI = VCC or GND,
VO = VCC or GND,
OE = VIH or VIL
QAโˆ’QH
5.5 V
ยฑ0.25
ยฑ2.5
ยฑ2.5
mA
ICC
VI = VCC or GND,
IO = 0
5.5 V
4
40
40
mA
Ci
VI = VCC or GND
5 V
3
10
10
pF
Co
VO = VCC or GND
5 V
5.5
pF
* On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.
timing requirements over recommended operating free-air temperature range,
VCC = 3.3 V ยฑ 0.3 V (unless otherwise noted) (see Figure 1)
TA = 25ยฐC
SN54AHC595
SN74AHC595
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
SRCLK high or low
5
5
5
tw
Pulse duration
RCLK high or low
5
5
5
ns
tw
Pulse duration
SRCLR low
5
5
5
ns
SER before SRCLK
โ†‘
3.5
3.5
3.5
tsu
Setup time
SRCLK
โ†‘ before RCLKโ†‘โ€ 
8
8.5
8.5
ns
tsu
Setup time
SRCLR low before RCLK
โ†‘
8
9
9
ns
SRCLR high (inactive) before SRCLK
โ†‘
3
3
3
th
Hold time
SER after SRCLK
โ†‘
1.5
1.5
1.5
ns
โ€  This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift
register is one clock pulse ahead of the storage register.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17 


๋ฐ์ดํ„ฐ์‹œํŠธ Download




๋งํฌ URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET ๊ฐ€ ๊ท€ํ•˜์— ๋„์›€์ด ๋˜์…จ๋‚˜์š”?  [ DONATE ]  

Alldatasheet๋Š”?   |   ๊ด‘๊ณ ๋ฌธ์˜    |   ์šด์˜์ž์—๊ฒŒ ์—ฐ๋ฝํ•˜๊ธฐ   |   ๊ฐœ์ธ์ •๋ณด์ทจ๊ธ‰๋ฐฉ์นจ   |   ์ฆ๊ฒจ์ฐพ๊ธฐ   |   ๋งํฌ๊ตํ™˜   |   ์ œ์กฐ์‚ฌ๋ณ„ ๊ฒ€์ƒ‰
All Rights Reservedยฉ Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn