전자부품 데이터시트 검색엔진 |
|
FWLF-1631-39 데이터시트(PDF) 3 Page - Finisar Corporation. |
|
FWLF-1631-39 데이터시트(HTML) 3 Page - Finisar Corporation. |
3 / 12 page FWLF-1631-XX DWDM SFP Preliminary Product Specification – August 2005 F i n i s a r © Finisar Corporation PRELIMINARY and Confidential Page 3 Rev B, August 2005 I. Pin Descriptions Pin Symbol Name/Description Ref. 1 VEET Transmitter Ground (Common with Receiver Ground) 1 2 TFAULT Transmitter Fault 3 TDIS Transmitter Disable. Laser output disabled on high or open 2 4 MOD_DEF(2) Module Definition 2. Data line for Serial ID 3 5 MOD_DEF(1) Module Definition 1. Clock line for Serial ID 3 6 MOD_DEF(0) Module Definition 0. Grounded within the module 3 7 Rate Select No connection required 4 8 LOS Loss of Signal indication. Logic 0 indicates normal operation 5 9 VEER Receiver Ground (Common with Transmitter Ground) 1 10 VEER Receiver Ground (Common with Transmitter Ground) 1 11 VEER Receiver Ground (Common with Transmitter Ground) 1 12 RD- Receiver Inverted DATA out. AC Coupled 13 RD+ Receiver Non-inverted DATA out. AC Coupled 14 VEER Receiver Ground (Common with Transmitter Ground) 1 15 VCCR Receiver Power Supply 16 VCCT Transmitter Power Supply 17 VEET Transmitter Ground (Common with Receiver Ground) 1 18 TD+ Transmitter Non-Inverted DATA in. 100 ohm termination between TD+ and TD-, AC Coupled thereafter 19 TD- Transmitter Inverted DATA in. See TD+ 20 VEET Transmitter Ground (Common with Receiver Ground) 1 Notes: 1. Circuit ground is internally isolated from chassis ground. 2. Laser output disabled on TDIS >2.0V or open, enabled on TDIS <0.8V. 3. Should be pulled up with 4.7k – 10kohms on host board to a voltage between 2.0V and 5.5V. MOD_DEF(0) pulls line low to indicate module is plugged in. 4. Finisar 2x receiver achieves simultaneous 1x and 2x operation without active control. 5. LOS is open collector output. Should be pulled up with 4.7k – 10kohms on host board to a voltage between 2.0V and 5.5V. Logic 0 indicates normal operation; logic 1 indicates loss of signal. VeeT VeeT VeeR VeeR TD- TD+ RD+ RD- VccT VccR VeeT VeeR TXFault MOD-DEF(2) MOD-DEF(1) MOD-DEF(0) Rate Select LOS 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 Towards ASIC Towards Bezel TX Disable VeeR Diagram of Host Board Connector Block Pin Numbers and Names |
유사한 부품 번호 - FWLF-1631-39 |
|
유사한 설명 - FWLF-1631-39 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |