전자부품 데이터시트 검색엔진 |
|
SN74ACT3631-15PCB 데이터시트(PDF) 11 Page - Texas Instruments |
|
SN74ACT3631-15PCB 데이터시트(HTML) 11 Page - Texas Instruments |
11 / 26 page SN74ACT3631 512 × 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS246G – AUGUST 1993 – REVISED APRIL 1998 11 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 When the port-B data (B0 – B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (A0 – A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by CSB, W/RB, and ENB with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by CSA, W/RA, and ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register. tpd(R-F) CLKA CLKB RST 0,1 th(FS) tsu(FS) th(RS) tsu(RS) FS1, FS0 IR tpd(C-IR) tpd(C-IR) OR tpd(C-OR) tpd(R-F) AE AF MBF1, MBF2 tpd(R-F) Figure 1. FIFO Reset Loading X and Y With a Preset Value of Eight |
유사한 부품 번호 - SN74ACT3631-15PCB |
|
유사한 설명 - SN74ACT3631-15PCB |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |