전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN74ACT3651PQ 데이터시트(PDF) 9 Page - Texas Instruments

부품명 SN74ACT3651PQ
상세설명  2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

SN74ACT3651PQ 데이터시트(HTML) 9 Page - Texas Instruments

Back Button SN74ACT3651PQ Datasheet HTML 5Page - Texas Instruments SN74ACT3651PQ Datasheet HTML 6Page - Texas Instruments SN74ACT3651PQ Datasheet HTML 7Page - Texas Instruments SN74ACT3651PQ Datasheet HTML 8Page - Texas Instruments SN74ACT3651PQ Datasheet HTML 9Page - Texas Instruments SN74ACT3651PQ Datasheet HTML 10Page - Texas Instruments SN74ACT3651PQ Datasheet HTML 11Page - Texas Instruments SN74ACT3651PQ Datasheet HTML 12Page - Texas Instruments SN74ACT3651PQ Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 26 page
background image
SN74ACT3651
2048
× 36
CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCAS439D – JUNE 1994 – REVISED FEBRUARY 1999
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
output-ready flag
The OR flag of a FIFO is synchronized to CLKB. When OR is high, new data is present in the FIFO output
register. When OR is low, the previous data word is present in the FIFO output register and attempted FIFO
reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. When a word is written
to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB; therefore, an OR
flag is low if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles
have not elapsed since the word was written. The output-ready flag of the FIFO remains low until the third
low-to-high transition of CLKB occurs, simultaneously forcing the OR flag high and shifting the word to the FIFO
output register.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition
occurs at time tsk(1), or greater, after the write. Otherwise, the subsequent CLKB cycle can be the first
synchronization cycle (see Figure 6).
input-ready flag
The IR flag of a FIFO is synchronized to the CLKA. When the IR flag is high, a memory location is free in the
SRAM to write new data. No memory locations are free when the IR flag is low and attempted writes to the FIFO
are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. When a word is read from a FIFO, its
previous memory location can be written in a minimum of three cycles of CLKA; therefore, an IR flag is low if
less than two cycles of CLKA have elapsed since the next memory write location has been read. The second
low-to-high transition on CLKA after the read sets the IR flag high, and data can be written in the following cycle.
A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition
occurs at time tsk(1), or greater, after the read. Otherwise, the subsequent CLKA cycle can be the first
synchronization cycle (see Figure 7).
almost-empty flag
The AE flag of a FIFO is synchronized to CLKB. The almost-empty state is defined by the contents of register
X. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed
serially (see
almost-empty flag and almost-full flag offset programming). The AE flag is low when the FIFO
contains X or fewer words and is high when the FIFO contains (X + 1) or more words. A data word present in
the FIFO output register has been read from memory.
Two low-to-high transitions of CLKB are required after a FIFO write for the AE flag to reflect the new level of
fill; therefore, the AE flag of a FIFO containing (X + 1) or more words remains low if two cycles of CLKB have
not elapsed since the write that filled the memory to the (X + 1) level. An AE flag is set high by the second
low-to-high transition of CLKB after the FIFO write that fills memory to the (X + 1) level. A low-to-high transition
of CLKB begins the first synchronization cycle if it occurs at time tsk(2), or greater, after the write that fills the FIFO
to (X + 1) words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see
Figure 8).


유사한 부품 번호 - SN74ACT3651PQ

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74ACT3651-15PCB TI1-SN74ACT3651-15PCB Datasheet
470Kb / 29P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651-15PQ TI1-SN74ACT3651-15PQ Datasheet
470Kb / 29P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651-20PCB TI1-SN74ACT3651-20PCB Datasheet
470Kb / 29P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651 TI1-SN74ACT3651_09 Datasheet
470Kb / 29P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
More results

유사한 설명 - SN74ACT3651PQ

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74ACT3651 TI1-SN74ACT3651_09 Datasheet
470Kb / 29P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7882 TI-SN74ACT7882 Datasheet
196Kb / 15P
[Old version datasheet]   2048 횞 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7807 TI-SN74ACT7807 Datasheet
203Kb / 15P
[Old version datasheet]   2048 횞 9 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3641 TI-SN74ACT3641 Datasheet
379Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ACT3641 TI-SN54ACT3641 Datasheet
377Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3631 TI-SN74ACT3631 Datasheet
378Kb / 26P
[Old version datasheet]   512 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ALVC3651 TI-SN74ALVC3651 Datasheet
383Kb / 26P
[Old version datasheet]   2048 횞 36 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SN74ABT3611 TI-SN74ABT3611 Datasheet
368Kb / 26P
[Old version datasheet]   64 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7807 TI1-SN74ACT7807_15 Datasheet
282Kb / 19P
[Old version datasheet]   2048 횞 9CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3622 TI-SN74ACT3622 Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com