전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN74LVC1G126 데이터시트(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
부품명 SN74LVC1G126
상세설명  SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

SN74LVC1G126 데이터시트(HTML) 1 Page - Texas Instruments

  SN74LVC1G126 Datasheet HTML 1Page - Texas Instruments SN74LVC1G126 Datasheet HTML 2Page - Texas Instruments SN74LVC1G126 Datasheet HTML 3Page - Texas Instruments SN74LVC1G126 Datasheet HTML 4Page - Texas Instruments SN74LVC1G126 Datasheet HTML 5Page - Texas Instruments SN74LVC1G126 Datasheet HTML 6Page - Texas Instruments SN74LVC1G126 Datasheet HTML 7Page - Texas Instruments SN74LVC1G126 Datasheet HTML 8Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
SN74LVC1G126
SINGLE BUS BUFFER GATE
WITH 3-STATE OUTPUTS
SCES224C – APRIL 1999 – REVISED FEBRUARY 2000
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D EPIC™ (Enhanced-Performance Implanted
CMOS) Submicron Process
D Ioff Feature Supports Partial-Power-Down
Mode Operation
D Supports 5-V VCC Operation
D Package Options Include Plastic
Small-Outline Transistor (DBV, DCK)
Packages
description
This single bus buffer gate is designed for 1.65-V to 5.5-V VCC operation.
The SN74LVC1G126 is a single bus driver/line driver with a 3-state output. The output is disabled when the
output-enable (OE) input is low.
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the
driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
The SN74LVC1G126 is characterized for operation from –40
°C to 85°C.
FUNCTION TABLE
INPUTS
OUTPUT
OE
A
Y
H
H
H
H
LL
L
X
Z
logic symbol
EN
1
OE
2
A
Y
4
† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)
AY
OE
1
24
Copyright
© 2000, Texas Instruments Incorporated
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
DBV OR DCK PACKAGE
(TOP VIEW)
1
2
3
5
4
OE
A
GND
VCC
Y


유사한 부품 번호 - SN74LVC1G126

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74LVC1G126 TI-SN74LVC1G126 Datasheet
470Kb / 18P
[Old version datasheet]   SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74LVC1G126 TI1-SN74LVC1G126 Datasheet
1Mb / 30P
[Old version datasheet]   Single Bus Buffer Gate With 3-State Output
SN74LVC1G126 TI1-SN74LVC1G126 Datasheet
1Mb / 22P
[Old version datasheet]   SN74LVC1G126-Q1 Single Bus Buffer Gate With 3-State Output
SN74LVC1G126 TI-SN74LVC1G126 Datasheet
240Kb / 20P
[Old version datasheet]   PurePath Digital™ 5.1 Channel Evaluation Module for the TAS5508 Digital Audio PWM processor and TAS5122DCA Digital Amplifier Power Output Stage in Both Bridge-Tied-Load and Single-Ended Configuration
October 2004
logo
Guangdong Youtai Semico...
SN74LVC1G126 UMW-SN74LVC1G126 Datasheet
940Kb / 10P
   Designed for 1.65V to 5.5V VCC Operation
More results

유사한 설명 - SN74LVC1G126

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74LVC1G125 TI-SN74LVC1G125 Datasheet
119Kb / 8P
[Old version datasheet]   SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74F126 TI-SN74F126 Datasheet
66Kb / 5P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC2G126 TI1-SN74AHC2G126 Datasheet
86Kb / 6P
[Old version datasheet]   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125Q TI1-SN74AHC125Q_15 Datasheet
736Kb / 12P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74F126 TI1-SN74F126_14 Datasheet
586Kb / 12P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
logo
Unisonic Technologies
U74LVC2G125 UTC-U74LVC2G125_15 Datasheet
199Kb / 6P
   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
logo
Texas Instruments
SN74AUC2G126 TI-SN74AUC2G126 Datasheet
261Kb / 12P
[Old version datasheet]   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G125 TI1-SN74LVC2G125_18 Datasheet
1Mb / 27P
[Old version datasheet]   Dual Bus Buffer Gate With 3-State Outputs
SN74HC125-Q1 TI1-SN74HC125-Q1 Datasheet
185Kb / 10P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125-EP TI1-SN74AHC125-EP Datasheet
437Kb / 9P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com