전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS2000CP-CZZ 데이터시트(PDF) 3 Page - Cirrus Logic

부품명 CS2000CP-CZZ
상세설명  Fractional-N Clock Synthesizer & Clock Multiplier
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS2000CP-CZZ 데이터시트(HTML) 3 Page - Cirrus Logic

  CS2000CP-CZZ Datasheet HTML 1Page - Cirrus Logic CS2000CP-CZZ Datasheet HTML 2Page - Cirrus Logic CS2000CP-CZZ Datasheet HTML 3Page - Cirrus Logic CS2000CP-CZZ Datasheet HTML 4Page - Cirrus Logic CS2000CP-CZZ Datasheet HTML 5Page - Cirrus Logic CS2000CP-CZZ Datasheet HTML 6Page - Cirrus Logic CS2000CP-CZZ Datasheet HTML 7Page - Cirrus Logic CS2000CP-CZZ Datasheet HTML 8Page - Cirrus Logic CS2000CP-CZZ Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 36 page
background image
CS2000-CP
DS761F1
3
8.3.3 Auxiliary Output Source Selection (AuxOutSrc[1:0]) ............................................................. 29
8.3.4 Enable Device Configuration Registers 1 (EnDevCfg1) ........................................................ 30
8.4 Device Configuration 2 (Address 04h) ........................................................................................... 30
8.4.1 Lock Clock Ratio (LockClk[1:0]) ............................................................................................ 30
8.4.2 Fractional-N Source for Frequency Synthesizer (FracNSrc) ................................................. 30
8.5 Global Configuration (Address 05h) ............................................................................................... 30
8.5.1 Device Configuration Freeze (Freeze) ................................................................................ 30
8.5.2 Enable Device Configuration Registers 2 (EnDevCfg2) ....................................................... 31
8.6 Ratio 0 - 3 (Address 06h - 15h) ...................................................................................................... 31
8.7 Function Configuration 1 (Address 16h) ........................................................................................ 31
8.7.1 Clock Skip Enable (ClkSkipEn) ............................................................................................. 31
8.7.2 AUX PLL Lock Output Configuration (AuxLockCfg) .............................................................. 32
8.7.3 Reference Clock Input Divider (RefClkDiv[1:0]) .................................................................... 32
8.8 Function Configuration 2 (Address 17h) ........................................................................................ 32
8.8.1 Enable PLL Clock Output on Unlock (ClkOutUnl) ................................................................. 32
8.8.2 Low-Frequency Ratio Configuration (LFRatioCfg) ................................................................ 32
8.9 Function Configuration 3 (Address 1Eh) ........................................................................................ 33
8.9.1 Clock Input Bandwidth (ClkIn_BW[2:0]) ................................................................................ 33
9. CALCULATING THE USER DEFINED RATIO .................................................................................... 34
9.1 High Resolution 12.20 Format ....................................................................................................... 34
9.2 High Multiplication 20.12 Format ................................................................................................... 34
10. PACKAGE DIMENSIONS .................................................................................................................. 35
THERMAL CHARACTERISTICS ......................................................................................................... 35
11. ORDERING INFORMATION .............................................................................................................. 36
12. REFERENCES .................................................................................................................................... 36
13. REVISION HISTORY .......................................................................................................................... 36
LIST OF FIGURES
Figure 1. Typical Connection Diagram ........................................................................................................ 6
Figure 2. CLK_IN Sinusoidal Jitter Tolerance ............................................................................................. 9
Figure 3. CLK_IN Sinusoidal Jitter Transfer ................................................................................................ 9
Figure 4. CLK_IN Random Jitter Rejection and Tolerance .........................................................................9
Figure 5. Control Port Timing - I²C Format ................................................................................................ 10
Figure 6. Control Port Timing - SPI Format (Write Only) .......................................................................... 11
Figure 7. Delta-Sigma Fractional-N Frequency Synthesizer ..................................................................... 12
Figure 8. Hybrid Analog-Digital PLL .......................................................................................................... 13
Figure 9. Fractional-N Source Selection Overview ................................................................................... 13
Figure 10. Internal Timing Reference Clock Divider ................................................................................. 14
Figure 11. REF_CLK Frequency vs a Fixed CLK_OUT ............................................................................ 14
Figure 12. External Component Requirements for Crystal Circuit ............................................................ 15
Figure 13. CLK_IN removed for > 223 SysClk cycles ................................................................................ 16
Figure 14. CLK_IN removed for < 223 SysClk cycles but > tCS .................................................................................. 16
Figure 15. CLK_IN removed for < tCS .................................................................................................................................. 17
Figure 16. Low bandwidth and new clock domain .................................................................................... 18
Figure 17. High bandwidth with CLK_IN domain re-use ........................................................................... 18
Figure 18. Ratio Feature Summary ........................................................................................................... 22
Figure 19. PLL Clock Output Options ....................................................................................................... 23
Figure 20. Auxiliary Output Selection ........................................................................................................ 23
Figure 21. Control Port Timing in SPI Mode ............................................................................................. 25
Figure 22. Control Port Timing, I²C Write .................................................................................................. 26
Figure 23. Control Port Timing, I²C Aborted Write + Read .......................................................................26


유사한 부품 번호 - CS2000CP-CZZ

제조업체부품명데이터시트상세설명
logo
Cirrus Logic
CS2000CP-CZZ CIRRUS-CS2000CP-CZZ Datasheet
1Mb / 37P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000CP-CZZR CIRRUS-CS2000CP-CZZR Datasheet
1Mb / 37P
   Fractional-N Clock Synthesizer & Clock Multiplier
More results

유사한 설명 - CS2000CP-CZZ

제조업체부품명데이터시트상세설명
logo
Cirrus Logic
CS2000-CP CIRRUS-CS2000-CP_15 Datasheet
1Mb / 37P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-OTP CIRRUS-CS2000-OTP_09 Datasheet
260Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-OTP CIRRUS-CS2000-OTP Datasheet
596Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP Datasheet
447Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2100-CP CIRRUS-CS2100-CP_09 Datasheet
278Kb / 32P
   Fractional-N Clock Multiplier
CS2100-CP CIRRUS-CS2100-CP Datasheet
412Kb / 32P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP_09 Datasheet
233Kb / 26P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP Datasheet
542Kb / 28P
   Fractional-N Clock Multiplier
CS2300-CP CIRRUS-CS2300-CP_09 Datasheet
257Kb / 32P
   Fractional-N Clock Multiplier with Internal LCO
CS2300-OTP CIRRUS-CS2300-OTP Datasheet
403Kb / 28P
   Fractional-N Clock Multiplier with Internal LCO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com