전자부품 데이터시트 검색엔진 |
|
DAC5689IRGCR 데이터시트(PDF) 7 Page - Texas Instruments |
|
|
DAC5689IRGCR 데이터시트(HTML) 7 Page - Texas Instruments |
7 / 48 page ELECTRICAL CHARACTERISTICS (Digital Specifications) CLK 2 1 0.55 2 f - DAC5689 www.ti.com .......................................................................................................................................................................................... SLLS989 – SEPTEMBER 2009 Over recommended operating free-air temperature range, AVDD, IOVDD = 3.3V, DVDD, CLKVDD = 1.8V, IoutFS = 20 mA PARAMETER TEST CONDITIONS MIN TYP MAX UNIT CMOS INTERFACE: SDO, SDIO, SCLK, SDENB, RESETB, DA[15:0], DB[15:0], SYNC, TXENABLE, CLKO_CLK1 CONFIG26 io_1p8_3p3 = 0 (3.3V levels) 2.30 VIH High-level input voltage V CONFIG26 io_1p8_3p3 = 1 (1.8V levels) 1.25 CONFIG26 io_1p8_3p3 = 0 (3.3V levels) 1.00 VIL Low-level input voltage V CONFIG26 io_1p8_3p3 = 1 (1.8V levels) 0.54 IIH High-level input current ±20 µA IIL Low-level input current ±20 µA CI CMOS Input capacitance 2 pF SDO, SDIO, CLKO ILOAD = –100 µA IOVDD – 0.2 VOH V SDO, SDIO, CLKO ILOAD = –2 mA 0.8 × IOVDD SDO, SDIO, CLKO ILOAD = 100 µA 0.2 VOL V SDO, SDIO, CLKO ILOAD = 2 mA 0.5 Input data rate 0 250 MSPS ts(SDENB) Setup time, SDENB to rising edge of SCLK 20 ns ts(SDIO) Setup time, SDIO valid to rising edge of SCLK 10 ns th(SDIO) Hold time, SDIO valid to rising edge of SCLK 5 ns tSCLK Period of SCLK 100 ns tSCLKH High time of SCLK 40 ns tSCLK Low time of SCLK 40 ns td(Data) Data output delay after falling edge of SCLK 10 ns tRESET Minimum RESETB pulse width 25 ns TIMING PARALLEL DATA INPUT TO CLK1/C (DUAL CLOCK and DUAL SYNCHRONOUS CLOCK MODES: Figure 28) ts Setup time 1 ns CLK1/C = input th Hold time 1 ns Max timing offset between CLK1 and CLK2 DUAL SYNCHRONOUS BUS MODE only t_align ns rising edges (Typical characteristic) TIMING PARALLEL DATA INPUT TO CLKO (EXTERNAL CLOCK MODE: Figure 29) ts Setup time 1 ns CLKO_CLK1 = output. Note: Delay time th Hold time 1 ns increases with higher capacitive loads. td(CLKO) Delay time 4.5 ns CLOCK INPUT (CLK2/CLK2C) CLK2/C Duty cycle 40% 60% CLK2/C Differential voltage(1) 0.4 1 V CLK2/C Input common mode 2/3 × CLKVDD V CLK2C Input Frequency 800 MHz CLOCK INPUT (CLK1/CLK1C) CLK1/C Duty cycle 40% 60% CLK1/C Differential voltage 0.4 1.0 V CLK1/C Input common mode IOVDD / 2 V CLK1/C Input Frequency 250 MHz CLOCK OUTPUT (CLKO) CLKO Output frequency(2) with 10pF load 185 MHz (1) Driving the clock input with a differential voltage lower than 1V will result in degraded performance. (2) Specified by design and simulation. Not production tested. It is recommended to buffer CLKO. Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Link(s): DAC5689 |
유사한 부품 번호 - DAC5689IRGCR |
|
유사한 설명 - DAC5689IRGCR |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |