전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74LVC2G74DC 데이터시트(PDF) 1 Page - NXP Semiconductors

부품명 74LVC2G74DC
상세설명  Single D-type flip-flop with set and reset; positive edge trigger
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

74LVC2G74DC 데이터시트(HTML) 1 Page - NXP Semiconductors

  74LVC2G74DC Datasheet HTML 1Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 2Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 3Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 4Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 5Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 6Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 7Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 8Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 21 page
background image
1.
General description
The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data (D)
inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
outputs.
This device is fully specified for partial power-down applications using IOFF. The IOFF
circuitry disables the output, preventing damaging backflow current through the device
when it is powered down.
The set and reset are asynchronous active LOW inputs and operate independently of the
clock input. Information on the data input is transferred to the Q output on the
LOW-to-HIGH transition of the clock pulse. The D inputs must be stable, one set-up time
prior to the LOW-to-HIGH clock transition for predictable operation.
Schmitt-trigger action at all inputs makes the circuit highly tolerant of slower input rise and
fall times.
2.
Features
I Wide supply voltage range from 1.65 V to 5.5 V
I 5 V tolerant inputs for interfacing with 5 V logic
I High noise immunity
I Complies with JEDEC standard:
N JESD8-7 (1.65 V to 1.95 V)
N JESD8-5 (2.3 V to 2.7 V)
N JESD8-B/JESD36 (2.7 V to 3.6 V)
I ±24 mA output drive (VCC = 3.0 V)
I ESD protection:
N HBM JESD22-A114F exceeds 2000 V
N MM JESD22-A115-A exceeds 200 V
I CMOS low power consumption
I Latch-up performance exceeds 250 mA
I Direct interface with TTL levels
I Inputs accept voltages up to 5 V
I Multiple package options
I Specified from −40 °Cto+85 °C and −40 °C to +125 °C
74LVC2G74
Single D-type flip-flop with set and reset; positive edge trigger
Rev. 06 — 23 December 2009
Product data sheet


유사한 부품 번호 - 74LVC2G74DC

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
74LVC2G74DC PHILIPS-74LVC2G74DC Datasheet
100Kb / 20P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 01-3 November 2005
74LVC2G74DC NXP-74LVC2G74DC Datasheet
104Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 03-9 August 2007
logo
Nexperia B.V. All right...
74LVC2G74DC NEXPERIA-74LVC2G74DC Datasheet
278Kb / 18P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 14 - 27 August 2021
74LVC2G74DC-Q100 NEXPERIA-74LVC2G74DC-Q100 Datasheet
231Kb / 15P
   Single D-type flip-flop with set and reset; positive edge trigger
More results

유사한 설명 - 74LVC2G74DC

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
74LVC1G74DC.125 NXP-74LVC1G74DC.125 Datasheet
299Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 12-2 April 2013
74LVC1G74 NXP-74LVC1G74_10 Datasheet
202Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 9-5 August 2010
74LVC2G74 PHILIPS-74LVC2G74 Datasheet
100Kb / 20P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 01-3 November 2005
logo
Nexperia B.V. All right...
74LVC1G74-Q100 NEXPERIA-74LVC1G74-Q100 Datasheet
245Kb / 16P
   Single D-type flip-flop with set and reset; positive edge trigger
logo
NXP Semiconductors
74LVC1G74 PHILIPS-74LVC1G74 Datasheet
112Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
2005 Feb 01
74LVC1G74 NXP-74LVC1G74 Datasheet
103Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 11-4 June 2012
74LVC2G74 NXP-74LVC2G74 Datasheet
104Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 03-9 August 2007
74LVC1G74 NXP-74LVC1G74_09 Datasheet
549Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 08-3 December 2009
74LVC1G74 NXP-74LVC1G74_09 Datasheet
549Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 08-3 December 2009
logo
Nexperia B.V. All right...
74LVC2G74-Q100 NEXPERIA-74LVC2G74-Q100 Datasheet
231Kb / 15P
   Single D-type flip-flop with set and reset; positive edge trigger
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com