ADC0801S040TS datasheet(8/19 Pages) NXP

부품명	ADC0801S040TS

상세설명	Single 8 bits ADC, up to 40 MHz

Download	19 Pages

Scroll/Zoom	100%

제조업체	NXP [NXP Semiconductors]

홈페이지	http://www.nxp.com

Logo

8 / 19 page

ADC0801S040_2

Product data sheet

Rev. 02 — 18 August 2008

8 of 19

NXP Semiconductors

ADC0801S040

Single 8 bits ADC, up to 40 MHz

[1]

In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less

than 1 ns.

[2]

Analog input voltages producing code 0 up to and including code 255:

a) Voffset BOTTOM is the difference between the analog input which produces data equal to 00 and the reference voltage on pin RB

(VRB) at Tamb = 25 °C.

b) Voffset TOP is the difference between the reference voltage on pin RT (VRT) and the analog input which produces data outputs equal

to code 255 at Tamb = 25 °C.

[3]

To ensure the optimum linearity performance of such a converter architecture the lower and upper extremities of the converter reference

resistor ladder are connected to pins RB and RT via offset resistors ROB and ROT as shown in Figure 3.

a) The current ﬂowing into the resistor ladder is

and the full-scale input range at the converter, to cover code 0

to 255 is

b) Since RL, ROB and ROT have similar behavior with respect to process and temperature variation, the ratio

will be kept reasonably constant from device to device. Consequently variation of the output codes at a given input voltage depends

mainly on the difference VRT − VRB and its variation with temperature and supply voltage. When several ADCs are connected in

parallel and fed with the same reference source, the matching between each of them is optimized.

[4]

The analog bandwidth is deﬁned as the maximum input sine wave frequency which can be applied to the device. No glitches greater

than 2 LSB, nor any signiﬁcant attenuation is observed in the reconstructed signal.

[5]

The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square

wave signal) in order to sample the signal and obtain correct output data.

[6]

Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8000 acquisition points per equivalent fundamental

period. The calculation takes into account all harmonics and noise up to half of the clock frequency (Nyquist frequency). Conversion to

signal-to-noise ratio: S/N = ENOB

× 6.02 + 1.76 dB.

[7]

Measurement carried out using video analyzer VM700A, where video analog signal is reconstructed through a DAC.

[8]

Output data acquisition: the output data is available after the maximum delay time of td(o).

Differential phase[7]

ϕ

dif

differential phase

PAL modulated ramp

-

0.25

-

deg

Timing (fclk = 40 MHz; CL = 20 pF); see Figure 4[8]

td(s)

sampling delay time

-

5

ns

th(o)

output hold time

5

-

ns

td(o)

output delay time

VDDO = 4.75 V

8

12

15

ns

VDDO = 3.15 V

8

17

20

ns

VDDO = 2.7 V

8

18

21

ns

3-state output delay times; see Figure 5

tdHZ

active HIGH to ﬂoat

delay time

-14

18

ns

tdZL

ﬂoat to active LOW delay

time

-16

20

ns

tdZH

ﬂoat to active HIGH

delay time

-16

20

ns

tdLZ

active LOW to ﬂoat delay

time

-14

18

ns

Table 6.

Characteristics …continued

VDDA =V5toV6=3.3 V; VDDD =V3toV4=3.3 V; VDDO = V20 to V11 = 3.3 V; VSSA,VSSD and VSSO shorted together; Vi(a)(p-p)

= 1.84 V; CL = 20 pF; Tamb = 0 °C to 70 °C; typical values measured at Tamb = 25 °C unless otherwise speciﬁed.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

I

V

RT

V

RB

–

R

OB

R

L

R

OT

++

----------------------------------------

=

V

I

R

L

I

L

×

R

L

R

OB

R

L

R

OT

++

----------------------------------------

V

RT

V

RB

+

()

×

0.838

V

RT

V

RB

–

()

×

==

=

R

L

R

OB

R

L

R

OT

++

----------------------------------------

유사한 부품 번호 - ADC0801S040TS

제조업체	부품명	데이터시트	상세설명
Integrated Device Techn...	ADC0801S040TS	420Kb / 18P	Single 8 bits ADC, up to 40 MHz

More results

유사한 설명 - ADC0801S040TS

제조업체	부품명	데이터시트	상세설명
Renesas Technology Corp	ADC0801S040	423Kb / 18P	Single 8 bits ADC, up to 40 MHz 2 July 2012
Integrated Device Techn...	ADC0801S040	420Kb / 18P	Single 8 bits ADC, up to 40 MHz
NXP Semiconductors	ADC0804S030	140Kb / 19P	Single 8 bits ADC, up to 30 MHz, 40 MHz or 50 MHz Rev. 02-14 August 2008
Renesas Technology Corp	ADC0804S030	487Kb / 18P	Single 8 bits ADC, up to 30 MHz, 40 MHz or 50 MHz July 2012
Integrated Device Techn...	ADC0804S030	484Kb / 18P	Single 8 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
NXP Semiconductors	ADC1004S030	140Kb / 19P	Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz Rev. 03-7 August 2008
NXP Semiconductors	ADC1206S040	521Kb / 32P	Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz Rev. 02-12 August 2008
Integrated Device Techn...	ADC1004S030	473Kb / 18P	Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
Renesas Technology Corp	ADC1004S030	477Kb / 18P	Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz 2 July 2012
Renesas Technology Corp	ADC1206S040	1Mb / 31P	Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz 2 July 2012

More results

ADC0801S040TS 데이터시트(PDF) 8 Page - NXP Semiconductors

ADC0801S040TS 데이터시트(HTML) 8 Page - NXP Semiconductors

유사한 부품 번호 - ADC0801S040TS

유사한 설명 - ADC0801S040TS

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

데이터시트 다운로드

링크 URL