전자부품 데이터시트 검색엔진 |
|
ADC0808S125 데이터시트(PDF) 7 Page - NXP Semiconductors |
|
ADC0808S125 데이터시트(HTML) 7 Page - NXP Semiconductors |
7 / 23 page ADC0808S125_ADC0808S250_3 © NXP B.V. 2009. All rights reserved. Product data sheet Rev. 03 — 24 February 2009 7 of 23 NXP Semiconductors ADC0808S125/250 Single 8-bit ADC, up to 125 MHz or 250 MHz 7.3 Timing output 7.4 Timing complete conversion signal The ADC0808S generates an adjustable clock output signal on pin CCS called Complete Conversion Signal, which can be used to control the acquisition of converted output data to the digital circuit connected to the ADC0808S output data bus. Two logic input pins DEL0 and DEL1 control the delay of the edge of the CCS signal to achieve an optimal position in the stable, usable zone of the data as shown in Figure 6. Pin CCSSEL selects the CCS frequency; see Table 8. Fig 5. Output timing diagram (CCS not selected) IN, INN CLK+, CLK − n D0 to D7 50 % data n − 2n − 1 data data data n + 1 n td(o) td(s) th(o) 001aab892 sample n sample n + 1 sample n + 2 sample n + 3 sample n + 4 Table 7. Complete conversion signal selection Pin DEL0 Pin DEL1 Pin CCS LOW LOW high-impedance HIGH LOW active; see Table 13 LOW HIGH HIGH HIGH Table 8. Complete conversion signal frequency selection Pin CCSSEL CCS frequency (fCCS) HIGH or not connected fclk LOW fclk / 2 |
유사한 부품 번호 - ADC0808S125_09 |
|
유사한 설명 - ADC0808S125_09 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |