전자부품 데이터시트 검색엔진 |
|
TPL9202PWPG4 데이터시트(PDF) 9 Page - Texas Instruments |
|
|
TPL9202PWPG4 데이터시트(HTML) 9 Page - Texas Instruments |
9 / 20 page www.ti.com Timing Requirements Reset Delay (RDELAY) TPL9202 8-CHANNEL RELAY DRIVER WITH INTEGRATED 5-V LDO AND BROWN-OUT DETECTION SLIS124D – JUNE 2006 – REVISED FEBRUARY 2008 TA = –40°C to 125°C, VIN = 7 V to 18 V (unless otherwise noted) MIN TYP MAX UNIT fSPI SPI frequency 4 MHz T1 Delay time, NCS falling edge to SCLK rising edge 10 ns T2 Delay time, NCS falling edge to SCLK falling edge 80 ns T3 Pulse duration, SCLK high 60 ns T4 Pulse duration, SCLK low 60 ns T5 Delay time, last SCLK falling edge to NCS rising edge 80 ns T6 Setup time, MOSI valid before SCLK edge 10 ns T7 Hold time, MOSI valid after SCLK edge 10 ns T8 Time between two words for transmitting 170 ns The RDELAY output provides a constant current source to charge an external capacitor to approximately 6.5 V. The external capacitor is selected to provide a delay time, based on the current equation for a capacitor, I = C( Δv/Δt) and a 28- µA typical output current. Therefore, the user should select a 47-nF capacitor to provide a 6-ms delay at 3.55 V. I = C( Δv/Δt) 28 µA = C × (3.55 V/6 ms) C = 47 nF Copyright © 2006–2008, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Link(s): TPL9202 |
유사한 부품 번호 - TPL9202PWPG4 |
|
유사한 설명 - TPL9202PWPG4 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |