전자부품 데이터시트 검색엔진 |
|
CAT130081SWI-GT3 데이터시트(PDF) 10 Page - ON Semiconductor |
|
CAT130081SWI-GT3 데이터시트(HTML) 10 Page - ON Semiconductor |
10 / 14 page CAT130xx Doc. No. MD-1121 Rev. B 10 © 2008 SCILLC. All rights reserved. Characteristics subject to change without notice Write All Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of tCSMIN (Figure 9). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT130xx can be deter– mined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed. Figure 9. WRAL Instruction Timing STATUS VERIFY SK CS DI DO STANDBY HIGH-Z 10 1 BUSY READY tSV tHZ tEW tCSMIN DN D0 0 0 |
유사한 부품 번호 - CAT130081SWI-GT3 |
|
유사한 설명 - CAT130081SWI-GT3 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |