전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD5755-1ACPZ 데이터시트(PDF) 8 Page - Analog Devices

부품명 AD5755-1ACPZ
상세설명  Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA and Voltage Output DAC,Dynamic Power Control
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD5755-1ACPZ 데이터시트(HTML) 8 Page - Analog Devices

Back Button AD5755-1ACPZ Datasheet HTML 4Page - Analog Devices AD5755-1ACPZ Datasheet HTML 5Page - Analog Devices AD5755-1ACPZ Datasheet HTML 6Page - Analog Devices AD5755-1ACPZ Datasheet HTML 7Page - Analog Devices AD5755-1ACPZ Datasheet HTML 8Page - Analog Devices AD5755-1ACPZ Datasheet HTML 9Page - Analog Devices AD5755-1ACPZ Datasheet HTML 10Page - Analog Devices AD5755-1ACPZ Datasheet HTML 11Page - Analog Devices AD5755-1ACPZ Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 48 page
background image
AD5755-1
Rev. A | Page 8 of 48
TIMING CHARACTERISTICS
AVDD = VBOOST_x = 15 V; AVSS = −15 V; DVDD = 2.7 V to 5.5 V; AVCC = 4.5 V to 5.5 V; dc-to-dc converter disabled; AGND = DGND =
GNDSWx = 0 V; REFIN = 5 V; voltage outputs: RL = 1 kΩ, CL = 220 pF; current outputs: RL = 300 Ω; all specifications TMIN to TMAX, unless
otherwise noted.
Table 3.
Parameter1, 2, 3
Limit at TMIN, TMAX
Unit
Description
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK high time
t3
13
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t5
13
ns min
24th/32nd SCLK falling edge to SYNC rising edge (see Figure 78)
t6
198
ns min
SYNC high time
t7
5
ns min
Data setup time
t8
5
ns min
Data hold time
t9
20
μs min
SYNC rising edge to LDAC falling edge (all DACs updated or any channel has
digital slew rate control enabled)
5
μs min
SYNC rising edge to LDAC falling edge (single DAC updated)
t10
10
ns min
LDAC pulse width low
t11
500
ns max
LDAC falling edge to DAC output response time
t12
See the AC Performance
Characteristics section
μs max
DAC output settling time
t13
10
ns min
CLEAR high time
t14
5
μs max
CLEAR activation time
t15
40
ns max
SCLK rising edge to SDO valid
t16
21
μs min
SYNC rising edge to DAC output response time (LDAC = 0) (all DACs updated)
5
μs min
SYNC rising edge to DAC output response time (LDAC = 0) (single DAC updated)
t17
500
ns min
LDAC falling edge to SYNC rising edge
t18
800
ns min
RESET pulse width
t194
20
μs min
SYNC high to next SYNC low (digital slew rate control enabled) (all DACs updated)
5
μs min
SYNC high to next SYNC low (digital slew rate control disabled) (single DAC
updated)
1 Guaranteed by design and characterization; not production tested.
2 All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.2 V.
3 See Figure 3, Figure 4, Figure 5, and Figure 6.
4 This specification applies if LDAC is held low during the write cycle; otherwise, see t9.


유사한 부품 번호 - AD5755-1ACPZ

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD5755-1 AD-AD5755-1 Datasheet
939Kb / 34P
   Quad Channel, 16-Bit, Serial Input, 4-20mA & Voltage Output DAC, Dynamic Power Control, HART Connectivity
Rev. PrD
AD5755-1 AD-AD5755-1 Datasheet
1Mb / 48P
   Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA
REV. B
AD5755-1 AD-AD5755-1 Datasheet
1Mb / 44P
   Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA Output
REV. B
AD5755-1 AD-AD5755-1 Datasheet
502Kb / 20P
   Low Power HART Modem
REV. A
AD5755-1 AD-AD5755-1 Datasheet
2Mb / 75P
   Single-Channel, 16-Bit, Current/Voltage Output DAC, Functional Safety Approved for Unipolar Current Output
Rev. 0
More results

유사한 설명 - AD5755-1ACPZ

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD5755 AD-AD5755_11 Datasheet
2Mb / 48P
   Quad Channel, 16-Bit, Serial Input, 4 mA to 20 mA and Voltage Output DAC, Dynamic Power Control
REV. 0
AD5757 AD-AD5757_11 Datasheet
1Mb / 44P
   Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA Output DAC, Dynamic Power Control
REV. A
AD420 AD-AD420 Datasheet
144Kb / 11P
   Serial Input 16-Bit 4 mA-20 mA, 0 mA-20 mA DAC
REV. F
AD5737 AD-AD5737_12 Datasheet
1Mb / 44P
   Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA Output
REV. B
AD5755 AD-AD5755 Datasheet
1Mb / 34P
   Quad Channel, 16-Bit, Serial Input, 4-20mA & Voltage Output DAC, Dynamic Power Control
Rev. PrG
AD5421 AD-AD5421_11 Datasheet
757Kb / 32P
   16-Bit, Serial Input, Loop-Powered, 4 mA to 20 mA DAC
REV. 0
AD5421 AD-AD5421_13 Datasheet
726Kb / 36P
   16-Bit, Serial Input, Loop-Powered, 4 mA to 20 mA DAC
Rev. F
AD5735 AD-AD5735_12 Datasheet
1Mb / 48P
   Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA
REV. B
AD5755-1 AD-AD5755-1 Datasheet
939Kb / 34P
   Quad Channel, 16-Bit, Serial Input, 4-20mA & Voltage Output DAC, Dynamic Power Control, HART Connectivity
Rev. PrD
AD5757 AD-AD5757 Datasheet
909Kb / 31P
   Quad Channel, 16-Bit, Serial Input, 4-20mA Output DAC, Dynamic Power Control, HART Connectivity
Rev. PrD
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com