전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DAC34H84IZAY 데이터시트(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
부품명 DAC34H84IZAY
상세설명  Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
Download  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

DAC34H84IZAY 데이터시트(HTML) 4 Page - Texas Instruments

  DAC34H84IZAY Datasheet HTML 1Page - Texas Instruments DAC34H84IZAY Datasheet HTML 2Page - Texas Instruments DAC34H84IZAY Datasheet HTML 3Page - Texas Instruments DAC34H84IZAY Datasheet HTML 4Page - Texas Instruments DAC34H84IZAY Datasheet HTML 5Page - Texas Instruments DAC34H84IZAY Datasheet HTML 6Page - Texas Instruments DAC34H84IZAY Datasheet HTML 7Page - Texas Instruments DAC34H84IZAY Datasheet HTML 8Page - Texas Instruments DAC34H84IZAY Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 80 page
background image
DAC34H84
SLAS751A
– MARCH 2011 – REVISED JUNE 2011
www.ti.com
PIN FUNCTIONS
PIN
I/O
DESCRIPTION
NAME
NO.
D10, E11,
F11, G11,
AVDD
I
Analog supply voltage. (3.3 V)
H11, J11,
K11, L10
CMOS output for ALARM condition. The ALARM output functionality is defined through the config7
ALARM
N12
O
register. Default polarity is active low, but can be changed to active high via config0 alarm_out_pol
control bit.
Full-scale output current bias. For 30mA full-scale output current, connect 1.28k
Ω to ground. Change
BIASJ
H12
O
the full-scale output current through coarse_dac(3:0) in config3, bit
<15:12>
Internal clock buffer supply voltage. (1.2 V). It is recommended to isolate this supply from DIGVDD
CLKVDD
C12, K12
I
and DACVDD.
LVDS positive input data bits 0 through 15 for the AB-channel path. Internal 100
Ω termination
A7, A6, A5,
resistor. Data format relative to DATACLKP/N clock is Double Data Rate (DDR).
A4, A3, A2,
A1, C4, C2,
DAB15P is most significant data bit (MSB)
DAB[15..0]P
I
D4, D2, E4,
DAB0P is least significant data bit (LSB)
E2, F4, F2,
G4
The order of the bus can be reversed via config2 revbus bit.
B7, B6, B5,
B4, B3, B2,
B1, C3, C1,
LVDS negative input data bits 0 through 15 for the AB-channel path. (See DAB[15:0]P description
DAB[15..0]N
I
D3, D1, E3,
above)
E1, F3, F1,
G3
H4, J4, J2,
LVDS positive input data bits 0 through 15 for the CD-channel path. Internal 100
Ω termination
K4, K2, L4,
resistor. Data format relative to DATACLKP/N clock is Double Data Rate (DDR).
L2, M4, M2,
DCD15P is most significant data bit (MSB)
DCD[15..0]P
I
N1, N2, N3,
DCD0P is least significant data bit (LSB)
N4, N5, N6,
The order of the bus can be reversed via config2 revbus bit.
N7
H3, J3, J1,
K3, K1, L3,
L1, M3, M1,
LVDS negative input data bits 0 through 15 for the CD-channel path. (See DCD[15:0]P description
DCD[15..0]N
I
P1, P2, P3,
above)
P4, P5, P6,
P7
DACCLKP
A12
I
Positive external LVPECL clock input for DAC core with a self-bias.
DACCLKN
A11
I
Complementary external LVPECL clock input for DAC core. (see the DACCLKP description)
D9, E9, E10,
F10, G10,
DAC core supply voltage. (1.2 V). It is recommended to isolate this supply from CLKVDD and
DACVDD
I
H10, J10,
DIGVDD.
K10, K9, L9
LVDS positive input data clock. Internal 100
Ω termination resistor. Input data DAB[15:0]P/N and
DATACLKP
G2
I
DCD[15:0]P/N are latched on both edges of DATACLKP/N (Double Data Rate).
DATACLKN
G1
I
LVDS negative input data clock. (See DATACLKP description)
E5, E6, E7,
DIGVDD
F5, J5, K5,
I
Digital supply voltage. (1.2 V). It is recommended to isolate this supply from CLKVDD and DACVDD.
K6, K7
Used as external reference input when internal reference is disabled through config27 extref_ena =
EXTIO
G12
I/O
‘1’. Used as internal reference output when config27 extref_ena = ‘0’ (default). Requires a 0.1 μF
decoupling capacitor to AGND when used as reference output.
LVDS input strobe positive input. Internal 100
Ω termination resistor.
The main functions of this input are to sync the FIFO pointer, to provide a sync source to the digital
blocks, and/or to act as a parity input for the AB-data bus.
ISTRP/
H2
I
These functions are captured with the rising edge of DATACLKP/N. This signal should be
PARITYABP
edge-aligned with DAB[15:0]P/N and DCD[15:0]P/N.
The PARITY, SYNC, and ISTR inputs are rotated to allow complete reversal of the data interface
when setting the rev_interface bit in register config1.
ISTRN/
H1
I
LVDS input strope negative input. (See the ISTRP/PARITYABP description)
PARITYABN
4
Copyright
© 2011, Texas Instruments Incorporated


유사한 부품 번호 - DAC34H84IZAY

제조업체부품명데이터시트상세설명
logo
Texas Instruments
DAC34H84IZAY TI1-DAC34H84IZAY Datasheet
1Mb / 80P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC34H84IZAY TI1-DAC34H84IZAY Datasheet
1Mb / 80P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC34H84IZAYR TI1-DAC34H84IZAYR Datasheet
1Mb / 80P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC34H84IZAYR TI1-DAC34H84IZAYR Datasheet
1Mb / 80P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
More results

유사한 설명 - DAC34H84IZAY

제조업체부품명데이터시트상세설명
logo
Texas Instruments
DAC34H84_1109 TI1-DAC34H84_1109 Datasheet
1Mb / 80P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC3484 TI1-DAC3484 Datasheet
1Mb / 82P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC34H84 TI1-DAC34H84_14 Datasheet
1Mb / 81P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC3484 TI1-DAC3484_14 Datasheet
1Mb / 90P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC34H84 TI1-DAC34H84_15 Datasheet
1Mb / 96P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC3484 TI-DAC3484_15 Datasheet
2Mb / 107P
[Old version datasheet]   DAC3484 Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC34H84 TI-DAC34H84_15 Datasheet
1Mb / 96P
[Old version datasheet]   DAC34H84 Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC3484 TI1-DAC3484_15 Datasheet
2Mb / 107P
[Old version datasheet]   Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter
DAC3482IRKD25 TI1-DAC3482IRKD25 Datasheet
1Mb / 87P
[Old version datasheet]   Dual-Channel, 16-BIT, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC3482 TI1-DAC3482_15 Datasheet
2Mb / 106P
[Old version datasheet]   Dual-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com