전자부품 데이터시트 검색엔진 |
|
ISL54048 데이터시트(PDF) 7 Page - Intersil Corporation |
|
ISL54048 데이터시트(HTML) 7 Page - Intersil Corporation |
7 / 12 page 7 FN6469.1 June 11, 2007 Detailed Description The ISL54048 and ISL54049 are bidirectional, dual single pole/single throw (SPST) analog switches that offer precise switching capability from a single 1.65V to 4.5V supply with low on-resistance (0.29 Ω) and high speed operation (tON = 40ns, tOFF = 20ns). The devices are especially well suited for portable battery powered equipment due to their low operating supply voltage (1.65V), low power consumption (4.5µW max), low leakage currents (195nA max) and the tiny µTQFN package. The ultra low ON-resistance and rON flatness provide very low insertion loss and distortion to applications that require signal reproduction. External V+ Series Resistor For improved ESD and latch-up immunity, Intersil recommends adding a 100 Ω resistor in series with the V+ power supply pin of the IC (see Figure 7). During an overvoltage transient event, such as occurs during system level IEC 61000 ESD testing, substrate currents can be generated in the IC that can trigger parasitic SCR structures to turn ON, creating a low impedance path from the V+ power supply to ground. This will result in a significant amount of current flow in the IC which can potentially create a latch-up state or permanently damage the IC. The external V+ resistor limits the current during this over-stress situation and has been found to prevent latch-up or destructive damage for many overvoltage transient events. Under normal operation the sub-microamp IDD current of the IC produces an insignificant voltage drop across the 100 Ω series resistor resulting in no impact to switch operation or performance. Supply Sequencing and Overvoltage Protection With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (see Figure 8). To prevent forward biasing these diodes, V+ must be applied before any input signals, and the input signal voltages must remain between V+ and GND. If these conditions cannot be guaranteed, then precautions must be implemented to prohibit the current and voltage at the logic pin and signal pins from exceeding the maximum ratings of the switch. The following two methods can be used to provided additional protection to limit the current in the event that the voltage at a signal pin or logic pin goes below ground or above the V+ rail. Logic inputs can be protected by adding a 1k Ω resistor in series with the logic input (see Figure 8). The resistor limits the input current below the threshold that produces FIGURE 5. CROSSTALK TEST CIRCUIT FIGURE 6. CAPACITANCE TEST CIRCUIT Test Circuits and Waveforms (Continued) 0V or V+ ANALYZER V+ C SIGNAL GENERATOR RL GND IN1 COM 50 Ω N.C. COM Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches. NX1 OR NX2 NX1 OR NX2 V+ C GND COM IN IMPEDANCE ANALYZER 0V or V+ Repeat test for all switches. NX1 OR NX2 FIGURE 7. V+ SERIES RESISTOR FOR ENHANCED ESD AND LATCH-UP IMMUNITY IN COMx 100 Ω NX V+ GND C OPTIONAL PROTECTION RESISTOR ISL54048, ISL54049 |
유사한 부품 번호 - ISL54048 |
|
유사한 설명 - ISL54048 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |