전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

LH540203 데이터시트(PDF) 6 Page - Sharp Corporation

부품명 LH540203
상세설명  CMOS 2048 x 9 Asynchronous FIFO
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SHARP [Sharp Corporation]
홈페이지  http://sharp-world.com/
Logo SHARP - Sharp Corporation

LH540203 데이터시트(HTML) 6 Page - Sharp Corporation

Back Button LH540203 Datasheet HTML 2Page - Sharp Corporation LH540203 Datasheet HTML 3Page - Sharp Corporation LH540203 Datasheet HTML 4Page - Sharp Corporation LH540203 Datasheet HTML 5Page - Sharp Corporation LH540203 Datasheet HTML 6Page - Sharp Corporation LH540203 Datasheet HTML 7Page - Sharp Corporation LH540203 Datasheet HTML 8Page - Sharp Corporation LH540203 Datasheet HTML 9Page - Sharp Corporation LH540203 Datasheet HTML 10Page - Sharp Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 17 page
background image
OPERATIONAL MODES (cont’d)
Depth Cascading
Depth cascading is implemented by configuring the
required number of LH540203s in depth-cascaded mode.
In this arrangement, the FIFOs are connected in a circular
fashion, with the Expansion Out output (XO) of each
device tied to the Expansion In input (XI) of the next
device. One FIFO in the cascade must be designated as
the ‘first-load’ device, by tying its First Load input (FL/RT)
to ground. All other devices must have their FL/RT inputs
tied HIGH. In this mode, W and R signals are shared by
all devices, while logic within each LH540203 controls the
steering of data. Only one LH540203 is enabled during
any given write cycle; thus, the common Data In inputs of
all devices are tied together. Likewise, only one
LH540203 is enabled during any given read cycle; thus,
the common Data Out outputs of all devices are wire-
ORed together.
In depth-cascaded mode, external logic should be
used to generate a composite Full Flag and a composite
Empty Flag, by ANDing the FF outputs of all LH540203
devices together and ANDing the EF outputs of all devices
together. Since FF and EF are assertive-LOW signals,
this ‘ANDing’ actually is implemented using an asser-
tive-HIGH physical OR gate. The Half-Full Flag and the
Retransmit function are not available in depth-cascaded
mode.
LH540203
RS
RS
FF
9
9
RS
W
FF
RS
FF
9
9
9
R
9
FL
FL
EF
XI
XO
FL
EF
Vcc
Vcc
XO
XO
9
9
XI
540203-19
XI
EMPTY
FULL
EF
LH540203
LH540203
DATA IN
D0 - D8
DATA OUT
Q0 - Q8
Figure 6. FIFO Depth Cascading (6144
× 9)
LH540203
CMOS 2048
× 9 Asynchronous FIFO
6


유사한 부품 번호 - LH540203

제조업체부품명데이터시트상세설명
Sharp Corporation
Sharp Corporation		 LH540203D SHARP-LH540203D Datasheet
156Kb / 17P		    CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-15 SHARP-LH540203D-15 Datasheet
156Kb / 17P		    CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-20 SHARP-LH540203D-20 Datasheet
156Kb / 17P		    CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-25 SHARP-LH540203D-25 Datasheet
156Kb / 17P		    CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-35 SHARP-LH540203D-35 Datasheet
156Kb / 17P		    CMOS 2048X9 ASYNCHRONOUS FIFO
More results

유사한 설명 - LH540203

제조업체부품명데이터시트상세설명
Integrated Device Technology
Integrated Device Techn...		 IDT7203 IDT-IDT7203 Datasheet
147Kb / 14P		    CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT72V01 IDT-IDT72V01 Datasheet
133Kb / 13P		    3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9
IDT7207 IDT-IDT7207 Datasheet
148Kb / 12P		    CMOS ASYNCHRONOUS FIFO 32,768 x 9
IDT7208 IDT-IDT7208 Datasheet
147Kb / 12P		    CMOS ASYNCHRONOUS FIFO 65,536 x 9
Sharp Corporation
Sharp Corporation		 LH540205 SHARP-LH540205 Datasheet
136Kb / 17P		    CMOS 8192 x 9 Asynchronous FIFO
LH540202 SHARP-LH540202 Datasheet
156Kb / 18P		    CMOS 1024 x 9 Asynchronous FIFO
LH540204 SHARP-LH540204 Datasheet
156Kb / 18P		    CMOS 4096 x 9 Asynchronous FIFO
Integrated Device Technology
Integrated Device Techn...		 IDT72103 IDT-IDT72103 Datasheet
314Kb / 31P		    CMOS PARALLEL-SERIAL FIFO 2048 x 9, 4096 x 9
IDT72131 IDT-IDT72131 Datasheet
126Kb / 13P		    CMOS PARALLEL-TO-SERIAL FIFO 2048 X 9 4096 X 9
IDT7200L IDT-IDT7200L Datasheet
145Kb / 13P		    CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1,024 x 9
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17 


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com  |   allmanual.com