 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TSC2000IPW 데이터시트(PDF) 4 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
TSC2000IPW 데이터시트(HTML) 4 Page - Texas Instruments |
|
|
4 / 35 page  4 www.ti.com TSC2000 SBAS257 TIMING DIAGRAM All specifications typical at –40 °C to +85°C, +V DD = +2.7V. t td t Lag t dis t Lead t sck t wsck t wsck t hi t su t ho t a t v t r t f SS SCLK MSB OUT MSB IN LSB IN LSB OUT BIT 6 ... 1 BIT 6 ... 1 MISO MOSI PARAMETER CONDITIONS MIN TYP MAX UNITS SCLK Period tsck 30 ns Enable Lead Time tLead 15 ns Enable Lag Time tLag 15 ns Sequential Transfer Delay ttd 30 ns Data Setup Time tsu 10 ns Data Hold Time (inputs) thi 10 ns Data Hold Time (outputs) tho 0ns Slave Access Time ta 15 ns Slave DOUT Disable Time tdis 15 ns DataValid tv 10 ns Rise Time tr 30 ns Fall Time tf 30 ns TIMING CHARACTERISTICS(1)(2) At –40 °C to +85°C, +V DD = +2.7V, VREF = +2.5V, unless otherwise noted. TSC2000 NOTES: (1) All input signals are specified with tr = tf = 5ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. (2) See timing diagram below. |
유사한 부품 번호 - TSC2000IPW |
|
유사한 설명 - TSC2000IPW |
|
|
링크 URL |
| 개인정보취급방침 |
| ALLDATASHEET.CO.KR |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
