전자부품 데이터시트 검색엔진 |
|
GS1561 데이터시트(PDF) 8 Page - Gennum Corporation |
|
GS1561 데이터시트(HTML) 8 Page - Gennum Corporation |
8 / 79 page GS1560A/GS1561 HD-LINX® II Dual-Rate Deserializer Data Sheet 27360 - 12 June 2009 8 of 79 1.3 Pin Descriptions Table 1-1: Pin Descriptions Pin Number Name Timing Type Description 1 CP_VDD – Power Power supply connection for the charge pump. Connect to +3.3V DC analog. 2PDBUFF_GND – Power Ground connection for the phase detector and serial digital input buffers. Connect to analog GND. 3 PD_VDD – Power Power supply connection for the phase detector. Connect to +1.8V DC analog. 4 BUFF_VDD – Power Power supply connection for the serial digital input buffers. Connect to +1.8V DC analog. 5 CD1 Non Synchronous Input STATUS SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible. Used to indicate the presence of a serial digital input signal. Normally generated by a Gennum automatic cable equalizer. When LOW, the serial digital input signal received at the DDI1 and DDI1 pins is considered valid. When HIGH, the associated serial digital input signal is considered to be invalid. In this case, the LOCKED signal is set LOW and all parallel outputs are muted. 6, 8 DDI1, DDI1 Analog Input Differential input pair for serial digital input 1. 7 TERM1 Analog Input Termination for serial digital input 1. AC couple to EQ_GND. 9DVB_ASINon Synchronous Input / Output CONTROL SIGNAL INPUT / STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible. This pin will be an input set by the application layer in slave mode. This pin and its function are not supported in Master mode. Slave Mode (MASTER/SLAVE = LOW) When set HIGH in conjunction with SD/HD = HIGH and SMPTE_BYPASS = LOW, the device will be configured to operate in DVB-ASI mode. When set LOW, the device will not support the decoding or word alignment of received DVB-ASI data. 10 IP_SEL Non Synchronous Input CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible. Used to select DDI1 / DDI1 or DDI2 / DDI2 as the serial digital input signal, and CD1 or CD2 as the carrier detect input signal. When set HIGH, DDI1 / DDI1 is selected as the serial digital input and CD1 is selected as the carrier detect input signal. When set LOW, DDI2 / DDI2 serial digital input and CD2 carrier detect input signal is selected. |
유사한 부품 번호 - GS1561 |
|
유사한 설명 - GS1561 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |