전자부품 데이터시트 검색엔진 |
|
FM28V020-SG 데이터시트(PDF) 2 Page - Ramtron International Corporation |
|
FM28V020-SG 데이터시트(HTML) 2 Page - Ramtron International Corporation |
2 / 14 page FM28V020 - 32Kx8 F-RAM Rev. 2.1 June 2011 Page 2 of 14 Figure 1. Block Diagram Pin Descriptions Pin Name Type Pin Description A(14:0) Input Address inputs: The 15 address lines select one of 32,768 bytes in the F-RAM array. The address value is latched on the falling edge of /CE. Addresses A(2:0) are used for page mode read and write operations. /CE Input Chip Enable input: The device is selected and a new memory access begins on the falling edge of /CE. The entire address is latched internally at this point. /WE Input Write Enable: A write cycle begins when /WE is asserted. The rising edge causes the FM28V020 to write the data on the DQ bus to the F-RAM array. The falling edge of /WE latches a new column address for fast page mode write cycles. /OE Input Output Enable: When /OE is low, the FM28V020 drives the data bus when valid data is available. Deasserting /OE high tri-states the DQ pins. DQ(7:0) I/O Data: 8-bit bi-directional data bus for accessing the F-RAM array. VDD Supply Supply Voltage VSS Supply Ground Control Logic WE A(14:3) A(2:0) I/O Latch & Bus Driver OE DQ(7:0) 4K x 64 F-RAM Array A(14:0) Column Decoder . . . CE |
유사한 부품 번호 - FM28V020-SG |
|
유사한 설명 - FM28V020-SG |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |