전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

FM25VN02-DGTR 데이터시트(PDF) 7 Page - Ramtron International Corporation

부품명 FM25VN02-DGTR
상세설명  256Kb Serial 3V F-RAM Memory
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RAMTRON [Ramtron International Corporation]
홈페이지  http://www.ramtron.com
Logo RAMTRON - Ramtron International Corporation

FM25VN02-DGTR 데이터시트(HTML) 7 Page - Ramtron International Corporation

Back Button FM25VN02-DGTR Datasheet HTML 3Page - Ramtron International Corporation FM25VN02-DGTR Datasheet HTML 4Page - Ramtron International Corporation FM25VN02-DGTR Datasheet HTML 5Page - Ramtron International Corporation FM25VN02-DGTR Datasheet HTML 6Page - Ramtron International Corporation FM25VN02-DGTR Datasheet HTML 7Page - Ramtron International Corporation FM25VN02-DGTR Datasheet HTML 8Page - Ramtron International Corporation FM25VN02-DGTR Datasheet HTML 9Page - Ramtron International Corporation FM25VN02-DGTR Datasheet HTML 10Page - Ramtron International Corporation FM25VN02-DGTR Datasheet HTML 11Page - Ramtron International Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 17 page
background image
FM25V02 - 256Kb SPI FRAM
Rev. 2.0
May 2010
Page 7 of 17
BP0 bits are set to 1, the WPEN bit is set to 1, and
the /W pin is low. This occurs because the block
protect bits prevent writing memory and the /W
signal in hardware prevents altering the block protect
bits (if WPEN is high). Therefore in this condition,
hardware must be involved in allowing a write
operation. The following table summarizes the write
protection conditions.
Table 4. Write Protection
WEL
WPEN
/W
Protected Blocks
Unprotected Blocks
Status Register
0
X
X
Protected
Protected
Protected
1
0
X
Protected
Unprotected
Unprotected
1
1
0
Protected
Unprotected
Protected
1
1
1
Protected
Unprotected
Unprotected
Memory Operation
The SPI interface, which is capable of a relatively
high clock frequency, highlights the fast write
capability of the F-RAM technology. Unlike Serial
Flash, the FM25V02 can perform sequential writes at
bus speed. No page buffer is needed and any number
of sequential writes may be performed.
Write Operation
All writes to the memory array begin with a WREN
op-code. The next op-code is the WRITE instruction.
This op-code is followed by a two-byte address
value, which specifies the 15-bit address of the first
data byte of the write operation. Subsequent bytes are
data and they are written sequentially. Addresses are
incremented internally as long as the bus master
continues to issue clocks. If the last address of 7FFFh
is reached, the counter will roll over to 0000h. Data is
written MSB first. A write operation is shown in
Figure 9.
Unlike Serial Flash, any number of bytes can be
written sequentially and each byte is written to
memory immediately after it is clocked in (after the
8th clock). The rising edge of /S terminates a WRITE
op-code operation. Asserting /W active in the middle
of a write operation will have no effect until the next
falling edge of /S.
Read Operation
After the falling edge of /S, the bus master can issue
a READ op-code. Following this instruction is a two-
byte address value (A14-A0), specifying the address
of the first data byte of the read operation. After the
op-code and address are complete, the D pin is
ignored. The bus master issues 8 clocks, with one bit
read out for each. Addresses are incremented
internally as long as the bus master continues to issue
clocks. If the last address of 7FFFh is reached, the
counter will roll over to 0000h. Data is read MSB
first. The rising edge of /S terminates a READ op-
code operation and tri-states the Q pin.
A read
operation is shown in Figure 10.
Fast Read Operation
The FM25V02 supports the FAST READ op-code
(0Bh) that is found on Serial Flash devices. It is
implemented for code compatibility with Serial Flash
devices. Following this instruction is a two-byte
address (A14-A0), specifying the address of the first
data byte of the read operation. A dummy byte
follows the address. It inserts one byte of read
latency. The D pin is ignored after the op-code, 2-
byte address, and dummy byte are complete. The bus
master issues 8 clocks, with one bit read out for each.
The Fast Read operation is otherwise the same as an
ordinary READ. If the last address of 7FFFh is
reached, the counter will roll over to 0000h. Data is
read MSB first. The rising edge of /S terminates a
FAST READ op-code operation and tri-states the Q
pin. A Fast Read operation is shown in Figure 11.
Hold
The FM25V02 and FM25VN02 devices have a
/HOLD pin that can be used to interrupt a serial
operation without aborting it. If the bus master pulls
the /HOLD pin low while C is low, the current
operation will pause. Taking the /HOLD pin high
while C is low will resume an operation. The
transitions of /HOLD must occur while C is low, but
the C and /S pins can toggle during a hold state.


유사한 부품 번호 - FM25VN02-DGTR

제조업체부품명데이터시트상세설명
logo
Cypress Semiconductor
FM25VN02-DGTR CYPRESS-FM25VN02-DGTR Datasheet
549Kb / 17P
   256Kb Serial 3V F-RAM Memory
More results

유사한 설명 - FM25VN02-DGTR

제조업체부품명데이터시트상세설명
logo
Cypress Semiconductor
FM24V02 CYPRESS-FM24V02 Datasheet
401Kb / 16P
   256Kb Serial 3V F-RAM Memory
logo
Ramtron International C...
FM24V02 RAMTRON-FM24V02 Datasheet
200Kb / 15P
   256Kb Serial 3V F-RAM Memory
FM24V02 RAMTRON-FM24V02_10 Datasheet
341Kb / 16P
   256Kb Serial 3V F-RAM Memory
logo
Cypress Semiconductor
FM25V02 CYPRESS-FM25V02 Datasheet
549Kb / 17P
   256Kb Serial 3V F-RAM Memory
FM25V02 CYPRESS-FM25V02_13 Datasheet
504Kb / 18P
   256Kb Serial 3V F-RAM Memory
logo
Ramtron International C...
FM25V10 RAMTRON-FM25V10 Datasheet
333Kb / 16P
   1Mb Serial 3V F-RAM Memory
logo
Cypress Semiconductor
FM24CL64B CYPRESS-FM24CL64B Datasheet
354Kb / 13P
   64Kb Serial 3V F-RAM Memory
FM24V01 CYPRESS-FM24V01 Datasheet
378Kb / 14P
   128Kb Serial 3V F-RAM Memory
FM25L16B CYPRESS-FM25L16B Datasheet
473Kb / 14P
   16Kb Serial 3V F-RAM Memory
FM24CL16B CYPRESS-FM24CL16B_13 Datasheet
364Kb / 14P
   16Kb Serial 3V F-RAM Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com