전자부품 데이터시트 검색엔진 |
|
Q67120-C2043 데이터시트(PDF) 27 Page - Siemens Semiconductor Group |
|
Q67120-C2043 데이터시트(HTML) 27 Page - Siemens Semiconductor Group |
27 / 65 page Semiconductor Group 27 1997-10-01 C540U C541U Timer / Counter 0 and 1 Timer/Counter 0 and 1 can be used in four operating modes as listed in table 6 : In the “timer” function (C/T = ‘0’) the register is incremented every machine cycle. Therefore the count rate is f OSC/6. In the “counter” function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is f OSC/12. External inputs INT0 and INT1 (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. Figure 11 illustrates the input clock logic. Figure 11 Timer/Counter 0 and 1 Input Clock Logic Table 6 Timer/Counter 0 and 1 Operating Modes Mode Description TMOD Input Clock M1 M0 internal external (max) 0 8-bit timer/counter with a divide-by-32 prescaler 00 f OSC/6x32 f OSC/12x32 1 16-bit timer/counter 1 1 f OSC/6 f OSC/12 2 8-bit timer/counter with 8-bit autoreload 10 3 Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops 11 MCS03117 1 & OSC C/T = 0 C/T = 1 Control =1 6 TR1 P3.5/T1 (TMOD) P3.2/INT0 f Timer 0/1 Input Clock OSC/6 P3.4/T0 TR0 Gate P3.3/INT1 ÷ _ < |
유사한 부품 번호 - Q67120-C2043 |
|
유사한 설명 - Q67120-C2043 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |