전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN74SSTEB32866ZWLR 데이터시트(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
부품명 SN74SSTEB32866ZWLR
상세설명  1.5V/1.8V 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

SN74SSTEB32866ZWLR 데이터시트(HTML) 1 Page - Texas Instruments

  SN74SSTEB32866ZWLR Datasheet HTML 1Page - Texas Instruments SN74SSTEB32866ZWLR Datasheet HTML 2Page - Texas Instruments SN74SSTEB32866ZWLR Datasheet HTML 3Page - Texas Instruments SN74SSTEB32866ZWLR Datasheet HTML 4Page - Texas Instruments SN74SSTEB32866ZWLR Datasheet HTML 5Page - Texas Instruments SN74SSTEB32866ZWLR Datasheet HTML 6Page - Texas Instruments SN74SSTEB32866ZWLR Datasheet HTML 7Page - Texas Instruments SN74SSTEB32866ZWLR Datasheet HTML 8Page - Texas Instruments SN74SSTEB32866ZWLR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 37 page
background image
1
FEATURES
DESCRIPTION
SN74SSTEB32866
www.ti.com..................................................................................................................................................................................................... SCAS851 – APRIL 2009
1.5V/1.8V 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
• Supports 1.5V and 1.8V Supply Voltage Range
2
• Member of the Texas Instruments Widebus+™
• Differential Clock (CLK and CLK) Inputs
Family
• Supports LVCMOS Switching Levels on the
• Pinout Optimizes DDR2 DIMM PCB Layout
Control and RESET Inputs
• Configurable as 25-Bit 1:1 or 14-Bit 1:2
• Checks Parity on DIMM-Independent Data
Registered Buffer
Inputs
• Chip-Select Inputs Gate the Data Outputs from
• Able to Cascade With a Second
Changing State and Minimizes System Power
SN74SSTEB32866
Consumption
• Supports Industrial Temperature Range (–40°C
• Output Edge-Control Circuitry Minimizes
to 85°C)
Switching Noise in an Unterminated Line
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.425-V to 1.9-V VCC operation. In the
1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout
configuration, two devices per DIMM are required to drive 18 SDRAM loads.
All inputs are SSTL_18, except the reset (RESET) and control (Cn) inputs, which are LVCMOS. All outputs are
edge-controlled circuits optimized for unterminated DIMM loads and meets SSTL_18 and SSTL_15 specifications
(depending on Supply voltage level), except the open-drain error (QERR) output.
The SN74SSTEB32866 operates from a differential clock (CLK and CLK). Data are registered at the crossing of
CLK going high and CLK going low.
The SN74SSTEB32866 accepts a parity bit from the memory controller on the parity bit (PAR_IN) input,
compares it with the data received on the DIMM-independent D-inputs (D2–D3, D5–D6, D8–D25 when C0 = 0
and C1 = 0; D2–D3, D5–D6, D8–D14 when C0 = 0 and C1 = 1; or D1-D6, D8-D13 when C0 = 1 and C1 = 1) and
indicates whether a parity error has occurred on the open-drain QERR pin (active low). The convention is even
parity; i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs,
combined with the parity input bit. To calculate parity, all DIMM-independent data inputs must be tied to a known
logic state.
When used as a single device, the C0 and C1 inputs are tied low. In this configuration, parity is checked on the
PAR_IN input signal, which arrives one cycle after the input data to which it applies. Two clock cycles after the
data are registered, the corresponding partial-parity-out (PPO) and QERR signals are generated.
When used in pairs, the C0 input of the first register is tied low, and the C0 input of the second register is tied
high. The C1 input of both registers are tied high. Parity, which arrives one cycle after the data input to which it
applies, is checked on the PAR_IN input signal of the first device. Two clock cycles after the data are registered,
the corresponding PPO and QERR signals are generated on the second device. The PPO output of the first
register is cascaded to the PAR_IN of the second SN74SSTEB32866. The QERR output of the first
SN74SSTEB32866 is left floating, and the valid error information is latched on the QERR output of the second
SN74SSTEB32866.
ORDERING INFORMATION
TA
PACKAGE(1)
ORDERABLE PART NUMBER
TOP-SIDE MARKING
–40°C to 85°C
LFBGA–ZWL
Tape and reel
SN74SSTEB32866ZWLR
SEB866
(1)
Package drawings, packing quantities, thermal data, symbolization, PCB design guidelines available at www.ti.com/sc/package.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
Widebus+ is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Copyright © 2009, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.


유사한 부품 번호 - SN74SSTEB32866ZWLR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74SSTE32882 TI-SN74SSTE32882 Datasheet
274Kb / 7P
[Old version datasheet]   28-Bit to 56-Bit Registered Buffer With Address Parity Test and One Pair to Four Pair Differential Clock PLL Driver
SN74SSTE32882ZALR TI-SN74SSTE32882ZALR Datasheet
274Kb / 7P
[Old version datasheet]   28-Bit to 56-Bit Registered Buffer With Address Parity Test and One Pair to Four Pair Differential Clock PLL Driver
More results

유사한 설명 - SN74SSTEB32866ZWLR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74SSTUB32866 TI-SN74SSTUB32866 Datasheet
1Mb / 33P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTUB32866 TI-SN74SSTUB32866_09 Datasheet
1Mb / 38P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTU32866 TI-SN74SSTU32866 Datasheet
714Kb / 37P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTUB32866 TI-SN74SSTUB32866_V01 Datasheet
2Mb / 42P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTU32866A TI1-SN74SSTU32866A Datasheet
654Kb / 35P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
74SSTUB32866A TI-74SSTUB32866A Datasheet
1Mb / 37P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTUB32866 TI1-SN74SSTUB32866_17 Datasheet
1Mb / 39P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
logo
Integrated Device Techn...
IDT74SSTUA32866 IDT-IDT74SSTUA32866 Datasheet
258Kb / 19P
   1.8V CONFIGURABLE BUFFER WITH ADDRESS-PARITY TEST
logo
Texas Instruments
74SSTUB32868A TI1-74SSTUB32868A Datasheet
770Kb / 25P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
74SSTUB32868 TI1-74SSTUB32868_15 Datasheet
981Kb / 26P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com