전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADC0801S040TS 데이터시트(PDF) 8 Page - Integrated Device Technology

부품명 ADC0801S040TS
상세설명  Single 8 bits ADC, up to 40 MHz
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  IDT [Integrated Device Technology]
홈페이지  http://www.idt.com
Logo IDT - Integrated Device Technology

ADC0801S040TS 데이터시트(HTML) 8 Page - Integrated Device Technology

Back Button ADC0801S040TS Datasheet HTML 4Page - Integrated Device Technology ADC0801S040TS Datasheet HTML 5Page - Integrated Device Technology ADC0801S040TS Datasheet HTML 6Page - Integrated Device Technology ADC0801S040TS Datasheet HTML 7Page - Integrated Device Technology ADC0801S040TS Datasheet HTML 8Page - Integrated Device Technology ADC0801S040TS Datasheet HTML 9Page - Integrated Device Technology ADC0801S040TS Datasheet HTML 10Page - Integrated Device Technology ADC0801S040TS Datasheet HTML 11Page - Integrated Device Technology ADC0801S040TS Datasheet HTML 12Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 18 page
background image
3ADC0801S040_3
© IDT 2012. All rights reserved.
Product data sheet
Rev. 03 — 2 July 2012
8 of 18
Integrated Device Technology
ADC0801S040
Single 8 bits ADC, up to 40 MHz
[1]
In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less
than 1 ns.
[2]
Analog input voltages producing code 0 up to and including code 255:
a) Voffset BOTTOM is the difference between the analog input which produces data equal to 00 and the reference voltage on pin RB
(VRB) at Tamb = 25 C.
b) Voffset TOP is the difference between the reference voltage on pin RT (VRT) and the analog input which produces data outputs equal
to code 255 at Tamb = 25 C.
[3]
To ensure the optimum linearity performance of such a converter architecture the lower and upper extremities of the converter reference
resistor ladder are connected to pins RB and RT via offset resistors ROB and ROT as shown in Figure 3.
a) The current flowing into the resistor ladder is
I
VRT VRB
ROB RL ROT
++
---------------------------------------
=
and the full-scale input range at the converter, to cover code 0
to 255 is
VI
RL IL
RL
ROB RL ROT
++
---------------------------------------
VRT VRB
+

0.838
VRT VRB

==
=
b) Since RL, ROB and ROT have similar behavior with respect to process and temperature variation, the ratio
RL
ROB RL ROT
++
---------------------------------------
will be kept reasonably constant from device to device. Consequently variation of the output codes at a given input voltage depends
mainly on the difference VRT  VRB and its variation with temperature and supply voltage. When several ADCs are connected in
parallel and fed with the same reference source, the matching between each of them is optimized.
[4]
The analog bandwidth is defined as the maximum input sine wave frequency which can be applied to the device. No glitches greater
than 2 LSB, nor any significant attenuation is observed in the reconstructed signal.
[5]
The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square
wave signal) in order to sample the signal and obtain correct output data.
[6]
Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8000 acquisition points per equivalent fundamental
period. The calculation takes into account all harmonics and noise up to half of the clock frequency (Nyquist frequency). Conversion to
signal-to-noise ratio: S/N = ENOB
 6.02 + 1.76 dB.
[7]
Measurement carried out using video analyzer VM700A, where video analog signal is reconstructed through a DAC.
[8]
Output data acquisition: the output data is available after the maximum delay time of td(o).
Differential phase[7]
dif
differential phase
PAL modulated ramp
-
0.25
-
deg
Timing (fclk = 40 MHz; CL = 20 pF); see Figure 4[8]
td(s)
sampling delay time
-
-
5
ns
th(o)
output hold time
5
-
-
ns
td(o)
output delay time
VDDO = 4.75 V
8
12
15
ns
VDDO = 3.15 V
8
17
20
ns
VDDO = 2.7 V
8
18
21
ns
3-state output delay times; see Figure 5
tdHZ
active HIGH to float
delay time
-
14
18
ns
tdZL
float to active LOW
delay time
-
16
20
ns
tdZH
float to active HIGH
delay time
-
16
20
ns
tdLZ
active LOW to float
delay time
-
14
18
ns
Table 6.
Characteristics …continued
VDDA = V5 to V6 = 3.3 V; VDDD = V3 to V4 = 3.3 V; VDDO = V20 to V11 = 3.3 V; VSSA, VSSD and VSSO shorted together; Vi(a)(p-p)
= 1.84 V; CL = 20 pF; Tamb = 0 C to 70 C; typical values measured at Tamb = 25 C unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit


유사한 부품 번호 - ADC0801S040TS

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
ADC0801S040TS NXP-ADC0801S040TS Datasheet
123Kb / 19P
   Single 8 bits ADC, up to 40 MHz
Rev. 02-18 August 2008
More results

유사한 설명 - ADC0801S040TS

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
ADC0801S040 NXP-ADC0801S040 Datasheet
123Kb / 19P
   Single 8 bits ADC, up to 40 MHz
Rev. 02-18 August 2008
logo
Renesas Technology Corp
ADC0801S040 RENESAS-ADC0801S040 Datasheet
423Kb / 18P
   Single 8 bits ADC, up to 40 MHz
2 July 2012
logo
NXP Semiconductors
ADC0804S030 NXP-ADC0804S030 Datasheet
140Kb / 19P
   Single 8 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
Rev. 02-14 August 2008
logo
Renesas Technology Corp
ADC0804S030 RENESAS-ADC0804S030 Datasheet
487Kb / 18P
   Single 8 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
July 2012
logo
Integrated Device Techn...
ADC0804S030 IDT-ADC0804S030 Datasheet
484Kb / 18P
   Single 8 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
logo
NXP Semiconductors
ADC1004S030 NXP-ADC1004S030 Datasheet
140Kb / 19P
   Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
Rev. 03-7 August 2008
ADC1206S040 NXP-ADC1206S040 Datasheet
521Kb / 32P
   Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz
Rev. 02-12 August 2008
logo
Integrated Device Techn...
ADC1004S030 IDT-ADC1004S030 Datasheet
473Kb / 18P
   Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
logo
Renesas Technology Corp
ADC1004S030 RENESAS-ADC1004S030 Datasheet
477Kb / 18P
   Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
2 July 2012
ADC1206S040 RENESAS-ADC1206S040 Datasheet
1Mb / 31P
   Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz
2 July 2012
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com