전자부품 데이터시트 검색엔진 |
|
74LVT374 데이터시트(PDF) 2 Page - Fairchild Semiconductor |
|
74LVT374 데이터시트(HTML) 2 Page - Fairchild Semiconductor |
2 / 10 page ©1999 Fairchild Semiconductor Corporation www.fairchildsemi.com 74LVT374, 74LVTH374 Rev. 1.5.0 2 Connection Diagram Pin Description Functional Description The LVT374 and LVTH374 consist of eight edge- triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip- flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW- to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are avail- able at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops. Logic Symbols IEEE/IEC Truth Table H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance = LOW-to-HIGH Transition Oo = Previous Oo before HIGH-to-LOW of CP Pin Names Description D0–D7 Data Inputs CP Clock Pulse Input OE 3-STATE Output Enable Input O0–O7 3-STATE Outputs Inputs Outputs Dn CP OE On HL H LL L XL L Oo XX H Z |
유사한 부품 번호 - 74LVT374_08 |
|
유사한 설명 - 74LVT374_08 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |