전자부품 데이터시트 검색엔진 |
|
AD9250 데이터시트(PDF) 11 Page - Analog Devices |
|
AD9250 데이터시트(HTML) 11 Page - Analog Devices |
11 / 44 page Data Sheet AD9250 Rev. 0 | Page 11 of 44 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 2 3 AVDD DNC PDWN 4 CS 5 SCLK 6 SDIO 7 DVDD TOP VIEW (Not to Scale) AD9250 25 DNC 26 DVDD 27 RST 28 DVDD 29 AVDD 30 SYSREF– 31 SYSREF+ 32 AVDD 33 CLK+ 34 CLK– 35 RFCLK 36 AVDD 8 DNC 9 DNC 10 FDA 11 FDB 12 DVDD NOTES 1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN. 2. THE EXPOSED THERMAL PADDLE ON THE BOTTOM OF THE PACKAGE PROVIDES THE GROUND REFERENCE FOR DRVDD AND AVDD. THIS EXPOSED PADDLE MUST BE CONNECTED TO GROUND FOR PROPER OPERATION. Figure 4. Pin Configuration (Top View) Table 8. Pin Function Descriptions Pin No. Mnemonic Type Description ADC Power Supplies 1, 5, 8, 36, 37, 40, 41, 43, 44, 47, 48 AVDD Supply Analog Power Supply (1.8 V Nominal). 9, 11, 13, 16, 24, 25, 30 DVDD Supply Digital Power Supply (1.8 V Nominal). 12, 28, 29, 35 DNC Do Not Connect. 17, 23 DGND Ground Reference for DVDD. 20 DRVDD Supply JESD204B PHY Serial Output Driver Supply (1.8 V Nominal). Note that the DRVDD power is referenced to the AGND Plane. Exposed Paddle AGND/DRGND Ground The exposed thermal paddle on the bottom of the package provides the ground reference for DRVDD and AVDD. This exposed paddle must be connected to ground for proper operation. ADC Analog 2 RFCLK Input ADC RF Clock Input. 3 CLK− Input ADC Nyquist Clock Input—Complement. 4 CLK+ Input ADC Nyquist Clock Input—True. 38 VIN−A Input Differential Analog Input Pin (−) for Channel A. 39 VIN+A Input Differential Analog Input Pin (+) for Channel A. 42 VCM Output Common-Mode Level Bias Output for Analog Inputs. Decouple this pin to ground using a 0.1 µF capacitor. 45 VIN+B Input Differential Analog Input Pin (+) for Channel B. 46 VIN−B Input Differential Analog Input Pin (−) for Channel B. ADC Fast Detect Outputs 26 FDB Output Channel B Fast Detect Indicator (CMOS Levels). 27 FDA Output Channel A Fast Detect Indicator (CMOS Levels). Digital Inputs 6 SYSREF+ Input Active Low JESD204B LVDS SYSREF Input—True 7 SYSREF− Input Active Low JESD204B LVDS SYSREF Input—Complement. 14 SYNCINB+ Input Active Low JESD204B LVDS SYNC Input—True 15 SYNCINB− Input Active Low JESD204B LVDS SYNC Input—Complement. |
유사한 부품 번호 - AD9250 |
|
유사한 설명 - AD9250 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |