전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD5301BRT 데이터시트(PDF) 10 Page - Analog Devices

부품명 AD5301BRT
상세설명  2.5 V to 5.5 V, 120 uA, 2-Wire Interface, Voltage Output 8-/10-/12-Bit DACs
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD5301BRT 데이터시트(HTML) 10 Page - Analog Devices

Back Button AD5301BRT Datasheet HTML 6Page - Analog Devices AD5301BRT Datasheet HTML 7Page - Analog Devices AD5301BRT Datasheet HTML 8Page - Analog Devices AD5301BRT Datasheet HTML 9Page - Analog Devices AD5301BRT Datasheet HTML 10Page - Analog Devices AD5301BRT Datasheet HTML 11Page - Analog Devices AD5301BRT Datasheet HTML 12Page - Analog Devices AD5301BRT Datasheet HTML 13Page - Analog Devices AD5301BRT Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 15 page
background image
REV. 0
AD5301/AD5311/AD5321
–10–
X
X
PD1
PD0
D7
D6
D5
D4
D3
D2
D1
D0
X
X
X
X
DB0 (LSB)
DB15 (MSB)
DATA BITS
Figure 23a. AD5301 Input Shift Register Contents
X
X
PD1
PD0
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
X
DB0 (LSB)
DB15 (MSB)
DATA BITS
Figure 23b. AD5311 Input Shift Register Contents
X
X
PD1
PD0
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
DB0 (LSB)
DB15 (MSB)
DATA BITS
Figure 23c. AD5321 Input Shift Register Contents
SERIAL INTERFACE
2-WIRE SERIAL BUS
The AD5301/AD5311/AD5321 are controlled via an I
2C-
compatible serial bus. The DACs are connected to this bus as
slave devices (no clock is generated by the AD5301/AD5311/
AD5321 DACs).
The AD5301/AD5311/AD5321 has a 7-bit slave address. In the
case of the 6-pin device, the 6 MSBs are 000110 and the LSB is
determined by the state of the A0 pin. In the case of the 8-pin
device, the 5 MSBs are 00011 and the 2 LSBs are determined
by the state of the A0 and A1 pins. A1 and A0 allow the user to
use up to four of these DACs on one bus.
The 2-wire serial bus protocol operates as follows:
1. The master initiates data transfer by establishing a START
condition, which is when a high to low transition on the SDA
line occurs while SCL is high. The following byte is the ad-
dress byte which consists of the 7-bit slave address followed
by an R/
W bit (this bit determines whether data will be read
from or written to the slave device).
The slave whose address corresponds to the transmitted
address responds by pulling the SDA line low during the
ninth clock pulse (this is termed the Acknowledge bit). At
this stage, all other devices on the bus remain idle while the
selected device waits for data to be written to or read from its
serial register. If the R/
W bit is high, the master will read
from the slave device. However, if the R/
W bit is low, the
master will write to the slave device.
2. Data is transmitted over the serial bus in sequences of nine
clock pulses (eight data bits followed by an Acknowledge
bit). The transitions on the SDA line must occur during the
low period of SCL and remain stable during the high period
of SCL.
3. When all data bits have been read or written, a STOP condi-
tion is established by the master. A STOP condition is de-
fined as a low-to-high transition on the SDA line while SCL
is high. In Write mode, the master will pull the SDA line
high during the 10th clock pulse to establish a STOP condi-
tion. In Read mode, the master will issue a No Acknowledge
for the 9th clock pulse (i.e., the SDA line remains high). The
master will then bring the SDA line low before the 10th clock
pulse and then high during the 10th clock pulse to establish a
STOP condition.
In the case of the AD5301/AD5311/AD5321, a write operation
contains two bytes whereas a read operation may contain one or
two bytes. See Figures 24 to 29 below for a graphical explana-
tion of the serial interface.
A repeated write function gives the user flexibility to update the
DAC output a number of times after addressing the part only
once. During the write cycle, each multiple of two data bytes
will update the DAC output. For example, after the DAC has
acknowledged its address byte, and receives two data bytes, the
DAC output will update after the two data bytes, if another two
data bytes are written to the DAC while it is still the addressed
slave device, these data bytes will also cause an output update.
Repeat read of the DAC is also allowed.
INPUT SHIFT REGISTER
The input shift register is 16 bits wide. Figure 23 illustrates the
contents of the input shift register for each part. Data is loaded
into the device as a 16-bit word under the control of a serial
clock input, SCL. The timing diagram for this operation is
shown in Figure 1. The 16-bit word consists of four control bits
followed by 8, 10 or 12 bits of data, depending on the device
type. MSB (Bit 15) is loaded first. The first two bits are “don’t
cares.” The next two are control bits that control the mode of
operation of the device (normal mode or any one of three
power-down modes). See Power Down Modes section for a
complete description. The remaining bits are left-justified DAC
data bits, starting with the MSB and ending with the LSB.


유사한 부품 번호 - AD5301BRT

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD5301BRT-500RL7 AD-AD5301BRT-500RL7 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 關A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5301BRT-REEL AD-AD5301BRT-REEL Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 關A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5301BRT-REEL7 AD-AD5301BRT-REEL7 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 關A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5301BRTZ-500RL7 AD-AD5301BRTZ-500RL7 Datasheet
433Kb / 24P
   2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
AD5301BRTZ-500RL71 AD-AD5301BRTZ-500RL71 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 關A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
More results

유사한 설명 - AD5301BRT

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD5337 AD-AD5337 Datasheet
654Kb / 24P
   2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs
REV. A
AD5305 AD-AD5305 Datasheet
427Kb / 20P
   2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
REV. F
AD5301 AD-AD5301_15 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5311 AD-AD5311_15 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5321 AD-AD5321_15 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5311BRMZ AD-AD5311BRMZ Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 關A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5301 AD-AD5301_07 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 關A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5330 AD-AD5330 Datasheet
359Kb / 20P
   2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5334 AD-AD5334 Datasheet
324Kb / 20P
   2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5339 AD-AD5339_15 Datasheet
593Kb / 28P
   2.5 V to 5.5 V, 250A, 2-Wire Interface, Dual Voltage Output, 8-/10-/12-Bit DACs
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com