전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7811YN 데이터시트(PDF) 10 Page - Analog Devices

부품명 AD7811YN
상세설명  2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7811YN 데이터시트(HTML) 10 Page - Analog Devices

Back Button AD7811YN Datasheet HTML 6Page - Analog Devices AD7811YN Datasheet HTML 7Page - Analog Devices AD7811YN Datasheet HTML 8Page - Analog Devices AD7811YN Datasheet HTML 9Page - Analog Devices AD7811YN Datasheet HTML 10Page - Analog Devices AD7811YN Datasheet HTML 11Page - Analog Devices AD7811YN Datasheet HTML 12Page - Analog Devices AD7811YN Datasheet HTML 13Page - Analog Devices AD7811YN Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 19 page
background image
AD7811/AD7812
–10–
REV. B
CIRCUIT DESCRIPTION
Converter Operation
The AD7811 and AD7812 are successive approximation analog-
to-digital converters based around a charge redistribution DAC.
The ADCs can convert analog input signals in the range 0 V to
VDD. Figures 2 and 3 show simplified schematics of the ADC.
Figure 2 shows the ADC during its acquisition phase. SW2 is
closed and SW1 is in position A, the comparator is held in a
balanced condition and the sampling capacitor acquires the
signal on VIN.
VIN
VDD/3
COMPARATOR
CONTROL
LOGIC
CLOCK
OSC
ACQUISITION
PHASE
SW1
A
B
SW2
AGND
SAMPLING
CAPACITOR
CHARGE
REDISTRIBUTION
DAC
Figure 2. ADC Acquisition Phase
When the ADC starts a conversion, see Figure 3, SW2 will
open and SW1 will move to position B causing the comparator
to become unbalanced. The Control Logic and the Charge
Redistribution DAC are used to add and subtract fixed amounts
of charge from the sampling capacitor to bring the comparator
back into a balanced condition. When the comparator is rebal-
anced, the conversion is complete. The Control Logic generates
the ADC output code. Figure 10 shows the ADC transfer
function.
VIN
VDD/3
COMPARATOR
CONTROL
LOGIC
CLOCK
OSC
CONVERSION
PHASE
SW1
A
B
SW2
SAMPLING
CAPACITOR
AGND
CHARGE
REDISTRIBUTION
DAC
Figure 3. ADC Conversion Phase
TYPICAL CONNECTION DIAGRAM
Figure 4 shows a typical connection diagram for the AD7811/
AD7812. The AGND and DGND are connected together at
the device for good noise suppression. The serial interface is
implemented using three wires with RFS/TFS connected to
CONVST see Serial Interface section for more details. V
REF is
connected to a well decoupled VDD pin to provide an analog
input range of 0 V to VDD. If the AD7811 or AD7812 is not
sharing a serial bus with another AD7811 or AD7812 then A0
(package address pin) should be hardwired low. The default
power up value of the package address bit in the control register
is 0. For applications where power consumption is of concern,
the automatic power down at the end of a conversion should be
used to improve power performance. See Power-Down Options
section of the data sheet.
SUPPLY
2.7V TO 5.5V
10 F
µC/µP
THREE-WIRE
SERIAL
INTERFACE
10nF
VREF
DIN
SCLK
CONVST
VDD
CREF
VIN1
AGND
TFS
RFS
DOUT
A0
DGND
0.1 F
VIN2
VIN4(8)
AD7811/
AD7812
0V TO
VREF
INPUT
Figure 4. Typical Connection Diagram
Analog Input
Figure 5 shows an equivalent circuit of the analog input struc-
ture of the AD7811 and AD7812. The two diodes D1 and D2
provide ESD protection for the analog inputs. Care must be
taken to ensure that the analog input signal never exceeds the
supply rails by more than 200 mV. This will cause these diodes
to become forward biased and start conducting current into
the substrate. 20 mA is the maximum current these diodes can
conduct without causing irreversible damage to the part. How-
ever, it is worth noting that a small amount of current (1 mA)
being conducted into the substrate due to an overvoltage on an
unselected channel can cause inaccurate conversions on a
selected channel. The capacitor C2 in Figure 5 is typically about
4 pF and can primarily be attributed to pin capacitance. The
resistor R1 is a lumped component made up of the on resistance
of a multiplexer and a switch. This resistor is typically about
125
Ω. The capacitor C1 is the ADC sampling capacitor and
has a capacitance of 3.5 pF.
CONVERSION PHASE – SWITCH OPEN
TRACK PHASE – SWITCH CLOSED
VIN
D1
D2
VDD /3
C1
3.5pF
R1
125
C2
4pF
VDD
Figure 5. Equivalent Analog Input Circuit
The analog inputs on the AD7811 and AD7812 can be config-
ured as single ended with respect to analog ground (AGND),
as pseudo differential with respect to a common, and also as
pseudo differential pairs—see Control Register section.


유사한 부품 번호 - AD7811YN

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7811YN AD-AD7811YN Datasheet
198Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7811YN AD-AD7811YN Datasheet
198Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7811YN AD-AD7811YN Datasheet
211Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7811YN AD-AD7811YN Datasheet
211Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
More results

유사한 설명 - AD7811YN

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7811YRUZ AD-AD7811YRUZ Datasheet
211Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7812YRUZ AD-AD7812YRUZ Datasheet
211Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7812YRUZ AD-AD7812YRUZ Datasheet
198Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7811 AD-AD7811_15 Datasheet
333Kb / 24P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. C
AD7812 AD-AD7812_15 Datasheet
333Kb / 24P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. C
AD7811YRUZ AD-AD7811YRUZ Datasheet
198Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7813 AD-AD7813_15 Datasheet
194Kb / 11P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
REV. C
AD7813YNZ AD-AD7813YNZ Datasheet
174Kb / 11P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
REV. C
AD7813 AD-AD7813_17 Datasheet
219Kb / 12P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
AD7813 AD-AD7813 Datasheet
185Kb / 11P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com