전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADV601 데이터시트(PDF) 10 Page - Analog Devices

부품명 ADV601
상세설명  Low Cost Multiformat Video Codec
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADV601 데이터시트(HTML) 10 Page - Analog Devices

Back Button ADV601 Datasheet HTML 6Page - Analog Devices ADV601 Datasheet HTML 7Page - Analog Devices ADV601 Datasheet HTML 8Page - Analog Devices ADV601 Datasheet HTML 9Page - Analog Devices ADV601 Datasheet HTML 10Page - Analog Devices ADV601 Datasheet HTML 11Page - Analog Devices ADV601 Datasheet HTML 12Page - Analog Devices ADV601 Datasheet HTML 13Page - Analog Devices ADV601 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 52 page
background image
ADV601
–10–
REV. 0
ADV601 REGISTER DESCRIPTIONS
Indirect Address Register
Direct (Write) Register Byte Offset 0x00.
This register holds a 16-bit value (index) that selects the indirect register accessible to the host through the indirect data register. All
indirect write registers are 16-bits wide. The address in this register is auto-incremented on each subsequent access of the indirect
data register. This capability enhances I/O performance during modes of operation where the host is calculating Bin Width controls.
In 8-bit mode, auto-increment occurs after writing to Byte 1 (
BE1 pin asserted) of the Indirect Data Register; always read or write
Byte 0 then Byte 1 when in 8-bit mode.
[15:0]
Indirect Address Register, IAR[15:0]. Holds a 16-bit value (index) that selects the indirect register to read or write through
the indirect data register (undefined at reset)
[31:16] Reserved (undefined read/write zero)
Indirect Register Data
Direct (Read/Write) Register Byte Offset 0x04
This register holds a 16-bit value read or written from or to the indirect register indexed by the Indirect Address Register. In 8-bit
mode, Byte 0 is read or written first followed by Byte 1. This ensures correct operation of auto-increment.
[15:0]
Indirect Register Data, IRD[15:0]. A 16-bit value read or written to the indexed indirect register. Undefined at reset.
[31:16] Reserved (undefined read/write zero)
Compressed Data Register
Direct (Read/Write) Register Byte Offset 0x08
This register holds a 32-bit sequence from the compressed video bit stream. This register is buffered by a 512 position, 32-bit FIFO.
Access bytes in the following order for correct auto-increment: Byte 0, Byte 1, Byte 2, then Byte 3. For Word (16-bit) accesses, ac-
cess Word0 (Byte 0 and Byte 1) then Word1 (Byte 2 and Byte 3). For a description of the data sequence, see the Compressed
Data Stream Definition section.
[31:0]
Compressed Data Register, CDR[31:0]. 32-bit value containing compressed video stream data. At reset, contents undefined.
Interrupt Mask / Status Register
Direct (Read/Write) Register Byte Offset 0x0C
This 16-bit register contains interrupt mask and status bits that control the state of the ADV601’s
HIRQ pin. With the seven mask
bits (IE_LCODE, IE_STATSR, IE_FIFOSTP, IE_FIFOSRQ, IE_FIFOERR, IE_CCIRER, IE_MERR); select the conditions that
are ORed together to determine the output of the
HIRQ pin.
Six of the status bits (LCODE, STATSR, FIFOSTP, MERR, FIFOERR, CCIRER) indicate active interrupt conditions and are
sticky bits that stay set until read. Because sticky status bits are cleared when read, and these bits are set on the positive edge of the
condition coming true, they cannot be read or tested for stable level true conditions multiple times.
The FIFOSRQ bit is not sticky. This bit can be polled to monitor for a FIFOSRQ true condition. Note: Enable this monitoring by
using the FIFOSRQ bit and correctly programming DSL and ESL fields within the FIFO control registers.
[0]
CCIR-656 Error in CCIR-656 data stream, CCIRER. This read only status bit indicates the following:
0
No CCIR-656 Error condition, reset value
1
Unrecoverable error in CCIR-656 data stream (missing sync codes)
[1]
Statistics Ready, STATSR. This read only status bit indicates the following:
0
No Statistics Ready condition, reset value (STATS_R pin LO)
1
Statistics Ready for BW calculator (STATS_R pin HI)
[2]
Last Code Read, LCODE. This read only status bit indicates the last compressed data word for field will be
retrieved from the FIFO on the next read from the host bus.
0
No Last Code condition, reset value (LCODE pin LO)
1
Next read retrieves last word for field in FIFO (LCODE pin HI)
[3]
FIFO Service Request, FIFOSRQ. This read only status bit indicates the following:
0
No FIFO Service Request condition, reset value (FIFO_SRQ pin LO)
1
FIFO is nearly full (encode) or nearly empty (decode) (FIFO_SRQ pin HI)


유사한 부품 번호 - ADV601

제조업체부품명데이터시트상세설명
logo
Analog Devices
ADV601JS AD-ADV601JS Datasheet
440Kb / 52P
   Low Cost Multiformat Video Codec
REV. 0
ADV601JS12 AD-ADV601JS12 Datasheet
440Kb / 52P
   Low Cost Multiformat Video Codec
REV. 0
ADV601LC AD-ADV601LC Datasheet
472Kb / 44P
   Ultralow Cost Video Codec
REV. 0
ADV601LC AD-ADV601LC Datasheet
546Kb / 44P
   Ultralow Cost Video Codec
REV. 0
ADV601LCJST AD-ADV601LCJST Datasheet
472Kb / 44P
   Ultralow Cost Video Codec
REV. 0
More results

유사한 설명 - ADV601

제조업체부품명데이터시트상세설명
logo
Analog Devices
ADV601JS12 AD-ADV601JS12 Datasheet
440Kb / 52P
   Low Cost Multiformat Video Codec
REV. 0
ADV601LCJSTZ AD-ADV601LCJSTZ Datasheet
546Kb / 44P
   Ultralow Cost Video Codec
REV. 0
ADV601LC AD-ADV601LC Datasheet
472Kb / 44P
   Ultralow Cost Video Codec
REV. 0
ADV601LC AD-ADV601LC_15 Datasheet
546Kb / 44P
   Ultralow Cost Video Codec
REV. 0
ADV7181 AD-ADV7181 Datasheet
884Kb / 96P
   Multiformat SDTV Video Decoder
REV. 0
ADV7189 AD-ADV7189 Datasheet
890Kb / 104P
   Multiformat SDTV Video Decoder
REV. A
ADV7183A AD-ADV7183A Datasheet
894Kb / 104P
   Multiformat SDTV Video Decoder
REV. A
ADV7183B AD-ADV7183B Datasheet
911Kb / 100P
   Multiformat SDTV Video Decoder
REV. B
ADV7189BKSTZ AD-ADV7189BKSTZ Datasheet
783Kb / 104P
   Multiformat SDTV Video Decoder
REV. B
ADV7189B AD-ADV7189B Datasheet
880Kb / 104P
   Multiformat SDTV Video Decoder
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com