전자부품 데이터시트 검색엔진 |
|
ADP1046AACPZ-R7 데이터시트(PDF) 21 Page - Analog Devices |
|
ADP1046AACPZ-R7 데이터시트(HTML) 21 Page - Analog Devices |
21 / 88 page Data Sheet ADP1046A Rev. 0 | Page 21 of 88 OrFET ENABLE UVP t0 PSON VS3 VS1 (VS1 – VS2) VOLTAGE OrFET GATE LOOP CONTROLLED FROM VS1 LOOP CONTROLLED FROM VS3 UVP FLAG PGOOD1 PS_ON DELAY (REG 0x2C[4:3]) RAMP TIME (REG 0x5F[7:5]) PGOOD DEBOUNCE (REG 0x2D) Figure 24. Soft Start Timing Diagram PSON VOUT RAMP TIME (REG 0x5F[7:5]) 12.5% REF LIGHT LOAD FILTER (LLF) NORMAL MODE FILTER (NMF) OR SOFT START FILTER (SSF) NORMAL MODE FILTER (NMF) OR SOFT START FILTER (SSF) LLF OR NMF BASED ON LOAD LLF OR NMF BASED ON LOAD NORMAL MODE FILTER (NMF) OR SOFT START FILTER (SSF) Figure 25. Filter Sequencing at Startup |
유사한 부품 번호 - ADP1046AACPZ-R7 |
|
유사한 설명 - ADP1046AACPZ-R7 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |