전자부품 데이터시트 검색엔진 |
|
74LVX161284MEA 데이터시트(PDF) 5 Page - Fairchild Semiconductor |
|
74LVX161284MEA 데이터시트(HTML) 5 Page - Fairchild Semiconductor |
5 / 11 page 5 www.fairchildsemi.com AC Electrical Characteristics Note 8: Open Drain Note 9: tSKEW is measured for common edge output transitions and compares the measured propagation delay for a given path type: (i) A1–A8 to B1–B8, A9–A13 to Y9–Y13 (ii) B1–B8 to A1–A8 (iii) C14–C17 to A14–A17 Note 10: This parameter is guaranteed but not tested, characterized only. Capacitance Note 11: CI/O is measured at frequency 1 MHz, per MIL-STD-883B, Method 3012 Symbol Parameter TA 0qC to 70qCTA 40qC to 85qC Units Figure Number VCC 3.0V–3.6V VCC 3.0V–3.6V VCC—Cable 3.0V–5.5V VCC—Cable 3.0V–5.5V Min Max Min Max tPHL A1–A8 to B1–B8 2.0 40.0 2.0 44.0 ns Figure 1 tPLH A1–A8 to B1–B8 2.0 40.0 2.0 44.0 ns Figure 2 tPHL B1–B8 to A1–A8 2.0 40.0 2.0 44.0 ns Figure 3 tPLH B1–B8 to A1–A8 2.0 40.0 2.0 44.0 ns Figure 3 tPHL A9–A13 to Y9–Y13 2.0 40.0 2.0 44.0 ns Figure 1 tPLH A9–A13 to Y9–Y13 2.0 40.0 2.0 44.0 ns Figure 2 tPHL C14–C17 to A14–A17 2.0 40.0 2.0 44.0 ns Figure 3 tPLH C14–C17 to A14–A17 2.0 40.0 2.0 44.0 ns Figure 3 tSKEW LH-LH or HL-HL 10.0 12.0 ns (Note 9) tPHL PLHIN to PLH 2.0 40.0 2.0 44.0 ns Figure 1 tPLH PLHIN to PLH 2.0 40.0 2.0 44.0 ns Figure 2 tPHL HLHIN to HLH 2.0 40.0 2.0 44.0 ns Figure 3 tPLH HLHIN to HLH 2.0 40.0 2.0 44.0 ns Figure 3 tPHZ Output Disable Time 2.0 15.0 2.0 18.0 ns Figure 7 tPLZ DIR to A1–A8 2.0 15.0 2.0 18.0 tPZH Output Enable Time 2.0 50.0 2.0 50.0 ns Figure 8 tPZL DIR to A1–A8 2.0 50.0 2.0 50.0 tPHZ Output Disable Time 2.0 50.0 2.0 50.0 ns Figure 9 tPLZ DIR to B1–B8 2.0 50.0 2.0 50.0 tpEN Output Enable Time 2.0 25.0 2.0 28.0 ns Figure 2 HD to B1–B8, Y9–Y13 2.0 25.0 2.0 28.0 tpDIS Output Disable Time 2.0 25.0 2.0 28.0 ns Figure 2 HD to B1–B8, Y9–Y13 2.0 25.0 2.0 28.0 tpEN–tpDIS Output Enable- 10.0 12.0 ns Output Disable tSLEW Output Slew Rate tPLH B1–B8, Y9–Y13 0.05 0.40 0.05 0.40 V/ns Figure 5 tPHL 0.05 0.40 0.05 0.40 Figure 4 tr, tf tRISE and tFALL 120 120 ns Figure 6 B1–B8 (Note 8), 120 120 (Note 10) Y9–Y13 (Note 8) Symbol Parameter Typ Units Conditions CIN Input Capacitance 3 pF VCC 0.0V (HD, DIR, A9–A13, C14–C17, PLHIN and HLHIN) CI/O (Note 11) I/O Pin Capacitance 5 pF VCC 3.3V |
유사한 부품 번호 - 74LVX161284MEA |
|
유사한 설명 - 74LVX161284MEA |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |