전자부품 데이터시트 검색엔진 |
|
DM74AS646 데이터시트(PDF) 6 Page - Fairchild Semiconductor |
|
DM74AS646 데이터시트(HTML) 6 Page - Fairchild Semiconductor |
6 / 8 page www.fairchildsemi.com 6 DM74AS648 Switching Characteristics Note 7: These parameters are measured with the internal output state of the storage register opposite to that of the bus input. Symbol Parameter Conditions From To Min Max Units (Input) (Output) fMAX Maximum Clock Frequency VCC = 4.5V to 5.5V, 90 MHz tPLH Propagation Delay Time R1 = R2 = 500Ω 28.5 ns LOW-to-HIGH Level Output CL = 50 pF CAB or CBA A or B tPHL Propagation Delay Time 29 ns HIGH-to-LOW Level Output tPLH Propagation Delay Time 28 ns LOW-to-HIGH Level Output A or B B or A tPHL Propagation Delay Time 17 ns HIGH-to-LOW Level Output tPLH Propagation Delay Time 211 ns LOW-to-HIGH Level Output SBA or SAB A or B tPHL Propagation Delay Time 29 ns HIGH-to-LOW Level Output (Note 7) tPZH Output Enable Time 29 ns to HIGH Level Output tPZL Output Enable Time 315 ns to LOW Level Output Enable G A or B tPHZ Output Disable Time 29 ns from HIGH Level Output tPLZ Output Disable Time 29 ns from LOW Level Output tPZH Output Enable Time 316 ns to HIGH Level Output tPZL Output Enable Time 318 ns to LOW Level Output DIR A or B tPHZ Output Disable Time 210 ns from HIGH Level Output tPLZ Output Disable Time 210 ns from LOW Level Output |
유사한 부품 번호 - DM74AS646 |
|
유사한 설명 - DM74AS646 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |