전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DM74KS112AM 데이터시트(PDF) 2 Page - Fairchild Semiconductor

부품명 DM74KS112AM
상세설명  Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
Download  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FAIRCHILD [Fairchild Semiconductor]
홈페이지  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

DM74KS112AM 데이터시트(HTML) 2 Page - Fairchild Semiconductor

  DM74KS112AM Datasheet HTML 1Page - Fairchild Semiconductor DM74KS112AM Datasheet HTML 2Page - Fairchild Semiconductor DM74KS112AM Datasheet HTML 3Page - Fairchild Semiconductor DM74KS112AM Datasheet HTML 4Page - Fairchild Semiconductor DM74KS112AM Datasheet HTML 5Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 2 / 5 page
background image
www.fairchildsemi.com
2
Absolute Maximum Ratings(Note 2)
Note 2: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Recommended Operating Conditions
Note 3: CL = 15 pF, RL = 2 kΩ, TA = 25°C and VCC = 5V.
Note 4: The symbol (
↓) indicates the falling edge of the clock pulse is used for reference.
Note 5: CL = 50 pF, RL = 2 kΩ, TA = 25°C and VCC = 5V.
Supply Voltage
7V
Input Voltage
7V
Operating Free Air Temperature Range
0
°C to +70°C
Storage Temperature Range
−65°C to +150°C
Symbol
Parameter
Min
Nom
Max
Units
VCC
Supply Voltage
4.75
5
5.25
V
VIH
HIGH Level Input Voltage
2
V
VIL
LOW Level Input Voltage
0.8
V
IOH
HIGH Level Output Current
−0.4
mA
IOL
LOW Level Output Current
8
mA
fCLK
Clock Frequency (Note 3)
0
30
MHz
fCLK
Clock Frequency (Note 5)
0
25
MHz
tW
Pulse Width
Clock HIGH
20
(Note 3)
Preset LOW
25
ns
Clear LOW
25
tW
Pulse Width
Clock HIGH
25
(Note 5)
Preset LOW
30
ns
Clear LOW
30
tSU
Setup Time (Note 3)(Note 4)
20
ns
tSU
Setup Time (Note 4)(Note 5)
25
ns
tH
Hold Time (Note 3)(Note 4)
0
ns
tH
Hold Time (Note 4)(Note 5)
5
ns
TA
Free Air Operating Temperature
0
70
°C


유사한 부품 번호 - DM74KS112AM

제조업체부품명데이터시트상세설명
logo
National Semiconductor ...
DM74 NSC-DM74 Datasheet
123Kb / 6P
   Hex Inverters with Schmitt Trigger Inputs
logo
Fairchild Semiconductor
DM7400 FAIRCHILD-DM7400 Datasheet
47Kb / 4P
   Quad 2-Input NAND Gates
DM7400M FAIRCHILD-DM7400M Datasheet
47Kb / 4P
   Quad 2-Input NAND Gates
logo
National Semiconductor ...
DM7400N NSC-DM7400N Datasheet
94Kb / 4P
   Quad 2-Input NAND Gates
logo
Fairchild Semiconductor
DM7400N FAIRCHILD-DM7400N Datasheet
47Kb / 4P
   Quad 2-Input NAND Gates
More results

유사한 설명 - DM74KS112AM

제조업체부품명데이터시트상세설명
logo
Fairchild Semiconductor
DM74S112 FAIRCHILD-DM74S112 Datasheet
43Kb / 4P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74LS73A FAIRCHILD-DM74LS73A Datasheet
53Kb / 5P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
National Semiconductor ...
DM54LS107A NSC-DM54LS107A Datasheet
119Kb / 6P
   Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM54LS73A NSC-DM54LS73A Datasheet
91Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
DM54LS73A NSC-DM54LS73A_89 Datasheet
121Kb / 6P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM54L72 NSC-DM54L72 Datasheet
89Kb / 4P
   AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs
logo
Fairchild Semiconductor
DM7476 FAIRCHILD-DM7476_01 Datasheet
47Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
DM7476 FAIRCHILD-DM7476 Datasheet
41Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
logo
National Semiconductor ...
DM5476 NSC-DM5476 Datasheet
108Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
54LS112 NSC-54LS112 Datasheet
102Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENTARY OUTPUTS
More results


Html Pages

1 2 3 4 5


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com