전자부품 데이터시트 검색엔진 |
|
LAN8710A-EZC 데이터시트(PDF) 33 Page - SMSC Corporation |
|
LAN8710A-EZC 데이터시트(HTML) 33 Page - SMSC Corporation |
33 / 82 page Small Footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR® Technology Datasheet SMSC LAN8710A/LAN8710Ai 33 Revision 1.4 (08-23-12) DATASHEET 3.5 Serial Management Interface (SMI) The Serial Management Interface is used to control the device and obtain its status. This interface supports registers 0 through 6 as required by Clause 22 of the 802.3 standard, as well as “vendor- specific” registers 16 to 31 allowed by the specification. Non-supported registers (such as 7 to 15) will be read as hexadecimal “FFFF”. Device registers are detailed in Chapter 4, "Register Descriptions," on page 50. At the system level, SMI provides 2 signals: MDIO and MDC. The MDC signal is an aperiodic clock provided by the station management controller (SMC). MDIO is a bi-directional data SMI input/output signal that receives serial data (commands) from the controller SMC and sends serial data (status) to the SMC. The minimum time between edges of the MDC is 160 ns. There is no maximum time between edges. The minimum cycle time (time between two consecutive rising or two consecutive falling edges) is 400 ns. These modest timing requirements allow this interface to be easily driven by the I/O port of a microcontroller. The data on the MDIO line is latched on the rising edge of the MDC. The frame structure and timing of the data is shown in Figure 3.5 and Figure 3.6. The timing relationships of the MDIO signals are further described in Section 5.5.6, "SMI Timing," on page 76. Figure 3.5 MDIO Timing and Frame Structure - READ Cycle Figure 3.6 MDIO Timing and Frame Structure - WRITE Cycle MDC MDIO Read Cycle ... 32 1's 0110 A4 A3 A2 A1 A0 R4 R3 R2 R1 R0 D1 ... D15 D14 D0 Preamble Start of Frame OP Code PHY Address Register Address Turn Around Data Data From Phy Data To Phy MDC MDIO ... 32 1's 0 1 1 0 A4A3A2A1A0 R4 R3 R2 R1 R0 Write Cycle D15 D14 D1 D0 ... Data Preamble Start of Frame OP Code PHY Address Register Address Turn Around Data To Phy |
유사한 부품 번호 - LAN8710A-EZC |
|
유사한 설명 - LAN8710A-EZC |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |