전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LAN8710A-EZC 데이터시트(PDF) 36 Page - SMSC Corporation

부품명 LAN8710A-EZC
상세설명  Small Footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR Technology
Download  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SMSC [SMSC Corporation]
홈페이지  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN8710A-EZC 데이터시트(HTML) 36 Page - SMSC Corporation

Back Button LAN8710A-EZC Datasheet HTML 32Page - SMSC Corporation LAN8710A-EZC Datasheet HTML 33Page - SMSC Corporation LAN8710A-EZC Datasheet HTML 34Page - SMSC Corporation LAN8710A-EZC Datasheet HTML 35Page - SMSC Corporation LAN8710A-EZC Datasheet HTML 36Page - SMSC Corporation LAN8710A-EZC Datasheet HTML 37Page - SMSC Corporation LAN8710A-EZC Datasheet HTML 38Page - SMSC Corporation LAN8710A-EZC Datasheet HTML 39Page - SMSC Corporation LAN8710A-EZC Datasheet HTML 40Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 82 page
background image
Small Footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR® Technology
Datasheet
Revision 1.4 (08-23-12)
36
SMSC LAN8710A/LAN8710Ai
DATASHEET
3.7
Configuration Straps
Configuration straps allow various features of the device to be automatically configured to user defined
values. Configuration straps are latched upon Power-On Reset (POR) and pin reset (nRST).
Configuration straps include internal resistors in order to prevent the signal from floating when
unconnected. If a particular configuration strap is connected to a load, an external pull-up or pull-down
resistor should be used to augment the internal resistor to ensure that it reaches the required voltage
level prior to latching. The internal resistor can also be overridden by the addition of an external
resistor.
Note: The system designer must guarantee that configuration strap pins meet the timing
requirements specified in Section 5.5.3, "Power-On nRST & Configuration Strap Timing," on
page 72. If configuration strap pins are not at the correct voltage level prior to being latched,
the device may capture incorrect strap values.
Note: When externally pulling configuration straps high, the strap should be tied to VDDIO, except
for REGOFF and nINTSEL which should be tied to VDD2A.
3.7.1
PHYAD[2:0]: PHY Address Configuration
The PHYAD[2:0] configuration straps are driven high or low to give each PHY a unique address. This
address is latched into an internal register at the end of a hardware reset (default = 000b). In a multi-
transceiver application (such as a repeater), the controller is able to manage each transceiver via the
unique address. Each transceiver checks each management data frame for a matching address in the
relevant bits. When a match is recognized, the transceiver responds to that particular frame. The PHY
address is also used to seed the scrambler. In a multi-transceiver application, this ensures that the
scramblers are out of synchronization and disperses the electromagnetic radiation across the
frequency spectrum.
The device’s SMI address may be configured using hardware configuration to any value between 0
and 7. The user can configure the PHY address using Software Configuration if an address greater
than 7 is required. The PHY address can be written (after SMI communication at some address is
established) using the PHYAD bits of the Special Modes Register. The PHYAD[2:0] configuration straps
are multiplexed with other signals as shown in Table 3.5.
3.7.2
MODE[2:0]: Mode Configuration
The MODE[2:0] configuration straps control the configuration of the 10/100 digital block. When the
nRST pin is deasserted, the register bit values are loaded according to the MODE[2:0] configuration
straps. The 10/100 digital block is then configured by the register bit values. When a soft reset occurs
via the Soft Reset bit of the Basic Control Register, the configuration of the 10/100 digital block is
controlled by the register bit values and the MODE[2:0] configuration straps have no affect.
The device’s mode may be configured using the hardware configuration straps as summarized in
Table 3.6. The user may configure the transceiver mode by writing the SMI registers.
Table 3.5 Pin Names for Address Bits
ADDRESS BIT
PIN NAME
PHYAD[0]
RXER/RXD4/PHYAD0
PHYAD[1]
RXCLK/PHYAD1
PHYAD[2]
RXD3/PHYAD2


유사한 부품 번호 - LAN8710A-EZC

제조업체부품명데이터시트상세설명
logo
SMSC Corporation
LAN8710A-EZK SMSC-LAN8710A-EZK Datasheet
1Mb / 79P
   MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR Technology in a Small Footprint
LAN8710A-EZK-TR SMSC-LAN8710A-EZK-TR Datasheet
1Mb / 79P
   MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR Technology in a Small Footprint
More results

유사한 설명 - LAN8710A-EZC

제조업체부품명데이터시트상세설명
logo
SMSC Corporation
LAN8710 SMSC-LAN8710 Datasheet
1Mb / 79P
   MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR Technology in a Small Footprint
logo
Microchip Technology
LAN8710A MICROCHIP-LAN8710A Datasheet
1Mb / 82P
   Small Footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX
Revision 1.4 08-23-12
LAN8700C-AEZG-TR MICROCHIP-LAN8700C-AEZG-TR Datasheet
723Kb / 83P
   짹15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support and flexPWR Technology in a Small Footprint
Revision 2.3 04-12-11
LAN8740A MICROCHIP-LAN8740A Datasheet
1Mb / 136P
   Small Footprint MII/RMII 10/100 Energy Efficient Ethernet Transceiver with HP Auto-MDIX and flexPWR짰 Technology
07/14/15
LAN8741A MICROCHIP-LAN8741A Datasheet
1,012Kb / 106P
   Small Footprint MII/RMII 10/100 Energy Efficient Ethernet Transceiver with HP Auto-MDIX and flexPWR짰 Technology
07/14/15
LAN8742A MICROCHIP-LAN8742A Datasheet
1Mb / 124P
   Small Footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR짰 Technology
07/14/15
LAN8720AI-CP MICROCHIP-LAN8720AI-CP Datasheet
1Mb / 29P
   Small Footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support
Revision 1.4 08-23-12
logo
SMSC Corporation
LAN8720A SMSC-LAN8720A Datasheet
1Mb / 79P
   Small Footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support
LAN8720 SMSC-LAN8720 Datasheet
1Mb / 79P
   Small Footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support
logo
Microchip Technology
LAN8700IC-AEZG MICROCHIP-LAN8700IC-AEZG Datasheet
1Mb / 83P
   짹15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support and flexPWR짰 Technology in a Small Footprint
Revision 2.3 (04-12-11)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com