전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SI5330G-A00218-GM 데이터시트(PDF) 6 Page - Silicon Laboratories

부품명 SI5330G-A00218-GM
상세설명  1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SILABS [Silicon Laboratories]
홈페이지  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SI5330G-A00218-GM 데이터시트(HTML) 6 Page - Silicon Laboratories

Back Button SI5330G-A00218-GM Datasheet HTML 2Page - Silicon Laboratories SI5330G-A00218-GM Datasheet HTML 3Page - Silicon Laboratories SI5330G-A00218-GM Datasheet HTML 4Page - Silicon Laboratories SI5330G-A00218-GM Datasheet HTML 5Page - Silicon Laboratories SI5330G-A00218-GM Datasheet HTML 6Page - Silicon Laboratories SI5330G-A00218-GM Datasheet HTML 7Page - Silicon Laboratories SI5330G-A00218-GM Datasheet HTML 8Page - Silicon Laboratories SI5330G-A00218-GM Datasheet HTML 9Page - Silicon Laboratories SI5330G-A00218-GM Datasheet HTML 10Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
Si5330
6
Rev. 1.0
LVPECL Output Voltage
VOC
common mode
VDDO
1.45 V
—V
VSEPP
peak-to-peak single-
ended swing
0.55
0.8
0.96
VPP
LVDS Output Voltage
(2.5/3.3 V)
VOC
common mode
1.125
1.2
1.275
V
VSEPP
peak-to-peak single-
ended swing
0.25
0.35
0.45
VPP
LVDS Output Voltage
(1.8 V)
VOC
common mode
0.8
0.875
0.95
V
VSEPP
peak-to-peak single-
ended swing
0.25
0.35
0.45
VPP
HCSL Output Voltage
VOC
common mode
0.35
0.375
0.400
V
VSEPP
peak-to-peak single-
ended swing
0.575
0.725
0.85
VPP
Rise/Fall Time
tR/tF
20%–80%
450
ps
Duty Cycle*
DC
CKn < 350 MHz
45
55
%
350 MHz < CLKn <
710 MHz
40
60
%
Output Clocks (Single-Ended)
Frequency
fOUT
CMOS
5
200
MHz
SSTL, HSTL
5
350
MHz
CMOS 20%-80%
Rise/Fall Time
tR/tF
2 pF load
0.45
0.85
ns
CMOS 20%-80%
Rise/Fall Time
tR/tF
15 pF load
1.7
ns
CMOS Output
Resistance
—50
SSTL Output Resistance
—50
HSTL Output Resistance
—50
CMOS Output Voltage
VOH
4 mA load
VDDO–0.3
V
VOL
4 mA load
0.3
V
SSTL Output Voltage
VOH
SSTL-3 VDDOx = 2.97 to
3.63 V
0.45xVDDO+0.41
V
VOL
——
0.45xVDDO
–0.41
V
VOH
SSTL-2 VDDOx = 2.25 to
2.75 V
0.5xVDDO+0.41
V
VOL
——
0.5xVDDO–
0.41
V
VOH
SSTL-18 VDDOx = 1.71
to 1.98 V
0.5xVDDO+0.34
V
VOL
——
0.5xVDDO–
0.34
V
Table 4. Input and Output Clock Characteristics (Continued)
(VDD = 1.8 V –5% to +10%, 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Units


유사한 부품 번호 - SI5330G-A00218-GM

제조업체부품명데이터시트상세설명
logo
Silicon Laboratories
SI5330G-A00218-GM SILABS-SI5330G-A00218-GM Datasheet
158Kb / 20P
   Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputs
Si5330G-A00218-GM SILABS-Si5330G-A00218-GM Datasheet
41Kb / 1P
   The Si5330 Clock Buffer datasheet v1.0 is now available
More results

유사한 설명 - SI5330G-A00218-GM

제조업체부품명데이터시트상세설명
logo
Skyworks Solutions Inc.
SI5330 SKYWORKS-SI5330 Datasheet
1Mb / 22P
   1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
Rev. 1.2
logo
Texas Instruments
CDCLVC1310 TI1-CDCLVC1310_14 Datasheet
1Mb / 30P
[Old version datasheet]   Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator
logo
Silicon Laboratories
SI53306 SILABS-SI53306 Datasheet
1Mb / 29P
   1:4 LOW-JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
logo
Texas Instruments
LMK00105 TI1-LMK00105 Datasheet
1Mb / 15P
[Old version datasheet]   Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator
logo
Silicon Laboratories
SI53307 SILABS-SI53307 Datasheet
1Mb / 30P
   2:2 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
SI53308 SILABS-SI53308 Datasheet
1Mb / 32P
   DUAL 1:3 LOW-JITTER BUFFER/LEVEL TRANSLATOR
logo
Texas Instruments
LMK00101 TI1-LMK00101_16 Datasheet
859Kb / 19P
[Old version datasheet]   Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator
logo
Silicon Laboratories
SI53303 SILABS-SI53303 Datasheet
1Mb / 30P
   DUAL 1:5 LOW JITTER BUFFER/LEVEL TRANSLATOR
logo
Texas Instruments
CDCBT1001 TI-CDCBT1001 Datasheet
1Mb / 19P
[Old version datasheet]   CDCBT1001 1.2-V to 1.8-V Clock Buffer and Level Translator
MAY 2022
logo
Cypress Semiconductor
CY7B9910 CYPRESS-CY7B9910 Datasheet
162Kb / 7P
   Low Skew Clock Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com