전자부품 데이터시트 검색엔진 |
|
74HC273D-Q100 데이터시트(PDF) 10 Page - NXP Semiconductors |
|
74HC273D-Q100 데이터시트(HTML) 10 Page - NXP Semiconductors |
10 / 19 page 74HC_HCT273_Q100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved. Product data sheet Rev. 1 — 19 June 2013 10 of 19 NXP Semiconductors 74HC273-Q100; 74HCT273-Q100 Octal D-type flip-flop with reset; positive-edge trigger 11. Waveforms Measurement points are given in Table 8. VOL and VOH are typical voltage output levels that occur with the output load. Fig 7. Propagation delay clock input (CP) to output (Qn), clock (CP) pulse width, output transition time and the maximum clock pulse frequency 001aae062 CP input Qn output tPHL tPLH tW tW VM 10% 90% VOH VI GND VOL VM VM 1/fmax tTHL tTLH Measurement points are given in Table 8. VOL and VOH are typical voltage output levels that occur with the output load. Fig 8. Propagation delay master reset (MR) to output (Qn), pulse width master reset (MR) and recovery time master reset (MR) to clock (CP) mna464 MR input CP input Qn output tPHL tW trec VM VI GND VI VOL GND VM VM VOH |
유사한 부품 번호 - 74HC273D-Q100 |
|
유사한 설명 - 74HC273D-Q100 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |