전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD5338ARMZ-REEL7 데이터시트(PDF) 6 Page - Analog Devices

부품명 AD5338ARMZ-REEL7
상세설명  2.5 V to 5.5 V, 250 muA, 2-Wire Interface
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD5338ARMZ-REEL7 데이터시트(HTML) 6 Page - Analog Devices

Back Button AD5338ARMZ-REEL7 Datasheet HTML 2Page - Analog Devices AD5338ARMZ-REEL7 Datasheet HTML 3Page - Analog Devices AD5338ARMZ-REEL7 Datasheet HTML 4Page - Analog Devices AD5338ARMZ-REEL7 Datasheet HTML 5Page - Analog Devices AD5338ARMZ-REEL7 Datasheet HTML 6Page - Analog Devices AD5338ARMZ-REEL7 Datasheet HTML 7Page - Analog Devices AD5338ARMZ-REEL7 Datasheet HTML 8Page - Analog Devices AD5338ARMZ-REEL7 Datasheet HTML 9Page - Analog Devices AD5338ARMZ-REEL7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
AD5337/AD5338/AD5339
Rev. C | Page 6 of 28
TIMING CHARACTERISTICS
VDD = 2.5 V to 5.5 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Limit at TMIN, TMAX
Parameter
A Version and B Version
Unit
Conditions/Comments
fSCL
400
kHz max
SCL clock frequency
t1
2.5
μs min
SCL cycle time
t2
0.6
μs min
tHIGH, SCL high time
t3
1.3
μs min
tLOW, SCL low time
t4
0.6
μs min
tHD, STA, start/repeated start condition hold time
t5
100
ns min
tSU, DAT, data setup time
t61
0.9
μs max
tHD, DAT, data hold time
0
μs min
tHD, DAT, data hold time
t7
0.6
μs min
tSU, STA, setup time for repeated start
t8
0.6
μs min
tSU, STO, stop condition setup time
t9
1.3
μs min
tBUF, bus free time between a stop and a start condition
t10
300
ns max
tR, rise time of SCL and SDA when receiving
0
ns min
tR, rise time of SCL and SDA when receiving (CMOS compatible)
t11
250
ns max
tF, fall time of SDA when transmitting
0
ns min
tF, fall time of SDA when receiving (CMOS compatible)
300
ns max
tF, fall time of SCL and SDA when receiving
20 + 0.1 CB2
ns min
tF, fall time of SCL and SDA when transmitting
CB
400
pF max
Capacitive load for each bus line
1 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to VIH min of the SCL signal) to bridge the undefined region of SCL’s falling edge.
2 CB is the total capacitance of one bus line in pF; tR and tF measured between 0.3 VDD and 0.7 VDD.
t9
t3
t4
t6
t2
t5
t7
t8
t1
t4
t11
t10
SDA
SCL
START
CONDITION
STOP
CONDITION
REPEATED
START
CONDITION
Figure 2. 2-Wire Serial Interface Timing Diagram


유사한 부품 번호 - AD5338ARMZ-REEL7

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD5338ARMZ-1 AD-AD5338ARMZ-1 Datasheet
654Kb / 24P
   2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs
REV. A
AD5338ARMZ-1REEL7 AD-AD5338ARMZ-1REEL7 Datasheet
654Kb / 24P
   2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs
REV. A
More results

유사한 설명 - AD5338ARMZ-REEL7

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD5317BRU AD-AD5317BRU Datasheet
585Kb / 28P
   2.5 V to 5.5 V, 400 muA, Quad Voltage Output
REV. C
AD5305 AD-AD5305_06 Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 關A, 2-Wire Interface Interface
Rev. G
AD5346 AD-AD5346 Datasheet
949Kb / 24P
   2.5 V to 5.5 V, Parallel Interface 2.5 V to 5.5 V, Parallel Interface
REV. 0
AD5315BRMZ AD-AD5315BRMZ Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5337 AD-AD5337 Datasheet
654Kb / 24P
   2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs
REV. A
AD5342BRUZ AD-AD5342BRUZ Datasheet
327Kb / 20P
   2.5 V to 5.5 V, 230 muA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5334BRUZ AD-AD5334BRUZ Datasheet
384Kb / 20P
   2.5 V to 5.5 V, 500 muA, Parallel Interface
REV. 0
AD5337 AD-AD5337_15 Datasheet
593Kb / 28P
   2.5 V to 5.5 V, 250A, 2-Wire Interface, Dual Voltage Output, 8-/10-/12-Bit DACs
REV. C
AD5338 AD-AD5338_15 Datasheet
593Kb / 28P
   2.5 V to 5.5 V, 250A, 2-Wire Interface, Dual Voltage Output, 8-/10-/12-Bit DACs
REV. C
AD5301 AD-AD5301_15 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com