์ „์ž๋ถ€ํ’ˆ ๋ฐ์ดํ„ฐ์‹œํŠธ ๊ฒ€์ƒ‰์—”์ง„
  Korean  โ–ผ

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

AD9640ABCPZ-105 ๋ฐ์ดํ„ฐ์‹œํŠธ(HTML) 45 Page - Analog Devices

๋ถ€ํ’ˆ๋ช… AD9640ABCPZ-105
์ƒ์„ธ๋‚ด์šฉ  14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
Download  52 Pages
Scroll/Zoom Zoom In 100% Zoom Out
์ œ์กฐ์‚ฌ  AD [Analog Devices]
ํ™ˆํŽ˜์ด์ง€  http://www.analog.com
Logo 

AD9640ABCPZ-105 ๋ฐ์ดํ„ฐ์‹œํŠธ(HTML) 45 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
/ 52 page
 45 / 52 page
background image
AD9640
Rev. B | Page 45 of 52
Addr
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
0x10C
Signal Monitor
DC Correction
Control
(Global)
Open
DC
correction
freeze
DC Correction Bandwidth[3:0]
DC
correction
for signal
path
enable
DC
correction
for SM
enable
0x00
0x10D
Signal Monitor
DC Value
Channel A
Register 0
(Global)
DC Value Channel A[7:0]
Read only
0x10E
Signal Monitor
DC Value
Channel A
Register 1
(Global)
Open
Open
DC Value Channel A[13:8]
Read only
0x10F
Signal Monitor
DC Value
Channel B
Register 0
(Global)
DC Value Channel B[7:0]
Read only
0x110
Signal Monitor
DC Value
Channel B
Register 1
(Global)
Open
Open
DC Value Channel B[13:8]
Read only
0x111
Signal Monitor
SPORT Control
(Global)
Open
RMS/MS
magnitude
output
enable
Peak
power
output
enable
Threshold
crossing
output
enable
SPORT SMI
CLK divide
00 = undefined
01 = divide by 2
10 = divide by 4
11 = divide by 8
SPORT
SMI SCLK
sleep
Signal
monitor
SPORT
output
enable
0x04
0x112
Signal Monitor
Control
(Global)
Complex
power
calculation
mode
enable
Open
Open
Open
MS
mode
0 =
rms
1 = ms
Signal monitor mode
00 = RMS/MS Magnitude
01 = peak power
1x = threshold count
Signal
monitor
enable
0x00
0x113
Signal Monitor
Period
Register 0
(Global)
Signal Monitor Period[7:0]
0x40
In ADC clock
cycles
0x114
Signal Monitor
Period
Register 1
(Global)
Signal Monitor Period[15:8]
0x00
In ADC clock
cycles
0x115
Signal Monitor
Period
Register 2
(Global)
Signal Monitor Period[23:16]
0x00
In ADC clock
cycles
0x116
Signal Monitor
Result
Channel A
Register 0
(Global)
Signal Monitor Result Channel A[7:0]
Read only
0x117
Signal Monitor
Result
Channel A
Register 1
(Global)
Signal Monitor Result Channel A[15:8]
Read only
0x118
Signal Monitor
Result
Channel A
Register 2
(Global)
Open
Open
Open
Open
Signal Monitor Value Channel A[19:16]
Read only
0x119
Signal Monitor
Result
Channel B
Register 0
(Global)
Signal Monitor Result Channel B[7:0]
Read only


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52 


๋ฐ์ดํ„ฐ์‹œํŠธ Download




๋งํฌ URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET ๊ฐ€ ๊ท€ํ•˜์— ๋„์›€์ด ๋˜์…จ๋‚˜์š”?  [ DONATE ]  

Alldatasheet๋Š”?   |   ๊ด‘๊ณ ๋ฌธ์˜    |   ์šด์˜์ž์—๊ฒŒ ์—ฐ๋ฝํ•˜๊ธฐ   |   ๊ฐœ์ธ์ •๋ณด์ทจ๊ธ‰๋ฐฉ์นจ   |   ์ฆ๊ฒจ์ฐพ๊ธฐ   |   ๋งํฌ๊ตํ™˜   |   ์ œ์กฐ์‚ฌ๋ณ„ ๊ฒ€์ƒ‰
All Rights Reservedยฉ Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn