전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN74GTLP1395PWRG4 데이터시트(PDF) 9 Page - Texas Instruments

부품명 SN74GTLP1395PWRG4
상세설명  TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

SN74GTLP1395PWRG4 데이터시트(HTML) 9 Page - Texas Instruments

Back Button SN74GTLP1395PWRG4 Datasheet HTML 5Page - Texas Instruments SN74GTLP1395PWRG4 Datasheet HTML 6Page - Texas Instruments SN74GTLP1395PWRG4 Datasheet HTML 7Page - Texas Instruments SN74GTLP1395PWRG4 Datasheet HTML 8Page - Texas Instruments SN74GTLP1395PWRG4 Datasheet HTML 9Page - Texas Instruments SN74GTLP1395PWRG4 Datasheet HTML 10Page - Texas Instruments SN74GTLP1395PWRG4 Datasheet HTML 11Page - Texas Instruments SN74GTLP1395PWRG4 Datasheet HTML 12Page - Texas Instruments SN74GTLP1395PWRG4 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 24 page
background image
www.ti.com
Skew Characteristics(1)
SN74GTLP1395
TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS
WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SCES349C–JUNE 2001–REVISED JANUARY 2006
over recommended ranges of supply voltage and operating free-air temperature, VREF =1V,
standard lumped loads (CL = 30 pF for B port and CL = 50 pF for Y port) (unless otherwise noted) (see Figure 1)
FROM
TO
PARAMETER
EDGE RATE(2)
MIN
MAX
UNIT
(INPUT)
(OUTPUT)
tsk(LH)(3)
0.3
A
B
Slow
ns
tsk(HL)(3)
0.4
tsk(LH)(3)
0.3
AB
Fast
ns
tsk(HL)(3)
0.3
tsk(LH)(3)
0.4
BY
ns
tsk(HL)(3)
0.2
Slow
1.8
AB
tsk(t)(3)
Fast
1.5
ns
BY
1
tsk(prLH)(4)
0.7
A
B
Slow
ns
tsk(prHL)(4)
2
tsk(prLH)(4)
0.5
AB
Fast
ns
tsk(prHL)(4)
1.7
tsk(prLH)(4)
1.2
BY
ns
tsk(prHL)(4)
1.6
(1) Actual skew values between GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.
(2) Slow (ERC = L) and Fast (ERC = H)
(3) tsk(LH)/tsk(HL) and tsk(t) – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for
all outputs with the same packaged device. The specifications are given for specific worst-case VCC and temperature and apply to any
outputs switching in the same direction either high to low [tsk(HL)] or low to high [tsk(LH)] or in opposite directions, both low to high and
high to low [tsk(t)].
(4) tsk(prLH)/tsk(prHL) – The magnitude of the difference in propagation delay times between corresponding terminals of two logic devices
when both logic devices operate with the same supply voltages and at the same temperature, and have identical package types,
identical specified loads, and identical logic functions. Furthermore, these values are provided by SPICE simulations.
9


유사한 부품 번호 - SN74GTLP1395PWRG4

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74GTLP1395PWR TI-SN74GTLP1395PWR Datasheet
443Kb / 21P
[Old version datasheet]   TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLP1395PWRE4 TI-SN74GTLP1395PWRE4 Datasheet
443Kb / 21P
[Old version datasheet]   TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
More results

유사한 설명 - SN74GTLP1395PWRG4

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74GTLP1395 TI-SN74GTLP1395 Datasheet
443Kb / 21P
[Old version datasheet]   TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLP21395 TI-SN74GTLP21395 Datasheet
438Kb / 21P
[Old version datasheet]   TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLPH1645 TI1-SN74GTLPH1645_15 Datasheet
1Mb / 22P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH3245 TI1-SN74GTLPH3245 Datasheet
435Kb / 19P
[Old version datasheet]   32-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1645 TI-SN74GTLPH1645 Datasheet
259Kb / 17P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1612 TI-SN74GTLPH1612 Datasheet
157Kb / 15P
[Old version datasheet]   18-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
SN74GTLPH1655 TI-SN74GTLPH1655 Datasheet
173Kb / 16P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
SN74GTLPH1616 TI1-SN74GTLPH1616 Datasheet
351Kb / 18P
[Old version datasheet]   17-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
SN74GTLPH32945 TI-SN74GTLPH32945_07 Datasheet
422Kb / 17P
[Old version datasheet]   32-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SN74GTLPH306 TI1-SN74GTLPH306_15 Datasheet
589Kb / 17P
[Old version datasheet]   8-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com