전자부품 데이터시트 검색엔진 |
|
ADC084S021 데이터시트(PDF) 2 Page - Texas Instruments |
|
|
ADC084S021 데이터시트(HTML) 2 Page - Texas Instruments |
2 / 27 page IN1 IN4 MUX T/H SCLK VA GND CS DIN DOUT CONTROL LOGIC 12-Bit SUCCESSIVE APPROXIMATION ADC . . . GND ADC124S101 SNAS283D – MARCH 2005 – REVISED MARCH 2013 www.ti.com Block Diagram Figure 2. PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS Pin No. Symbol Description ANALOG I/O 4-7 IN1 to IN4 Analog inputs. These signals can range from 0V to VA. DIGITAL I/O 10 SCLK Digital clock input. This clock directly controls the conversion and readout processes. 9 DOUT Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin. Digital data input. The ADC124S101's Control Register is loaded through this pin on rising edges of 8 DIN the SCLK pin. Chip select. On the falling edge of CS, a conversion process begins. Conversions continue as long 1 CS as CS is held low. POWER SUPPLY Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed 2 VA to GND with a 1 µF capacitor and a 0.1 µF monolithic capacitor located within 1 cm of the power pin. 3 GND The ground return for the supply and signals. 2 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated Product Folder Links: ADC124S101 |
유사한 부품 번호 - ADC084S021 |
|
유사한 설명 - ADC084S021 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |